On Tue, Oct 26, 2010 at 1:36 AM, Shawn Guo wrote:
> Hi Mike,
please do not top post
> I did not mean the threading view in gmail web client, but
> http://lists.denx.de/pipermail/u-boot/2010-October/thread.html
so you're just talking about how pipermail is archiving things ?
gmane seems to do it
Hello Reinhard,
Reinhard Meyer wrote:
> Dear Wolfgang Denk,
>> this is an ALERT!
>>
>> I just noticed (when debugging a strage phenomenon) that most of the
>> board configurations (170 out of 191 for PowerPC, _ALL_ for ARM) are
>> broken, because the size of struct global_data has grown but
>> CON
Dear Kumar,
As there is no feedback on this patch in the maillist. Please pull this
upstream.
Thanks
Priyanka
-Original Message-
From: Jain Priyanka-B32167
Sent: Thursday, October 21, 2010 9:22 AM
To: u-boot@lists.denx.de
Cc: Jain Priyanka-B32167
Subject: [PATCH][v2] RTC driver for PT7
Le 26/10/2010 02:11, Reinhard Meyer a écrit :
> That is #ifdef-ed away in case of ARM-relocation. Perhaps we should remove
> all code that pertains to "WITHOUT_RELOC"... Would make the rest of the code
> less obscure...
> I changed my board.config like this:
> ...
> /*#define CONFIG_SYS_GBL_DATA_
Dear Kumar,
As there is no feedback on this patch in the maillist. Please pull this
upstream.
Thanks
Priyanka
-Original Message-
From: Jain Priyanka-B32167
Sent: Monday, October 25, 2010 2:53 PM
To: u-boot@lists.denx.de
Cc: Jain Priyanka-B32167; Gala Kumar-B11780
Subject: [U-Boot] [PATC
Dear Wolfgang Denk,
> Dear Reinhard Meyer,
>
> In message<4cc66a67.4000...@emk-elektronik.de> you wrote:
>>
>>> It fails in case the timer wraps around.
>>>
>>> Assume 32 bit counters, start time = 0xFFF0, delay = 0x20. It
>>> will compute end = 0x10, the while codition is immediately false, a
Dear Reinhard Meyer,
In message <4cc66a67.4000...@emk-elektronik.de> you wrote:
>
> > It fails in case the timer wraps around.
> >
> > Assume 32 bit counters, start time = 0xFFF0, delay = 0x20. It
> > will compute end = 0x10, the while codition is immediately false, and
> > you don't have any
Dear Wolfgang Denk,
> In message<4cc62b6c.30...@emk-elektronik.de> you wrote:
>>
>> In such cases I prefer to use:
>>
>> uint64_t etime;
>> ...
>> etime = get_ticks() + get_tbclk(); /* 1 second */
>> do {
>> whatever;
>> udelay (xx);
>> } while (condit
Hi Mike,
I did not mean the threading view in gmail web client, but
http://lists.denx.de/pipermail/u-boot/2010-October/thread.html
The message-id and in-reply-to matches, and the same way works good
with linux-arm-kernel list. I also see others' messages having same
problem in u-boot list.
On
Dear Shawn Guo,
In message you
wrote:
>
> Is this some problem with u-boot mail list threading itself or the gmail
> mailer?
As Mike already pointed out, this appears to be a problem with the
gmail'w web interface.
At http://thread.gmane.org/gmane.comp.boot-loaders.u-boot/87453 you
can see h
> -Original Message-
> From: u-boot-boun...@lists.denx.de [mailto:u-boot-boun...@lists.denx.de]
> On Behalf Of Wolfgang Denk
> Sent: Tuesday, October 26, 2010 10:59 AM
> To: Reinhard Meyer
> Cc: Menon, Nishanth; u-boot
> Subject: Re: [U-Boot] [PATCH v2] mmc: omap: timeout counter fix
>
>
Add N1213 cpu core support for NDS32 arch.
Included lowlevel_init procedures, and linker scripts.
NDS32 Core N1213 has the following features.
Core:
- 16-/32-bit mixable instruction format
- 32 general-purpose 32-bit registers
- 8-stage pipeline
- Dynamic branch prediction
- 32/64/128/256 BT
Add NDS32 support into common header file.
Signed-off-by: Macpaul Lin
---
include/common.h |4
1 files changed, 4 insertions(+), 0 deletions(-)
diff --git a/include/common.h b/include/common.h
index 6a79ec2..1f3bc32 100644
--- a/include/common.h
+++ b/include/common.h
@@ -274,6 +274,10
Dear Nishanth Menon,
In message <4cc62c81.8000...@ti.com> you wrote:
>
> > You can still call udelay inside the loop if you don't want
> > to poll the condition too tightly...
> hmmm.. almost like the jiffies in kernel ;).. timing wise, I see that
Yes, except for the bugs... ;-)
Best regards,
These patch set have been refreshed and created against
mainline master branch.
These patches changes from previous "PATCH v3: NDS32: Add NDS32
architecture support to u-boot."
In order to make these patches could be easily review and maintained,
I've split the original Patch v3 into small piece
Dear Reinhard Meyer,
In message <4cc62b6c.30...@emk-elektronik.de> you wrote:
>
> In such cases I prefer to use:
>
> uint64_t etime;
> ...
> etime = get_ticks() + get_tbclk(); /* 1 second */
> do {
> whatever;
> udelay (xx);
> } while (condition
> -Original Message-
> From: u-boot-boun...@lists.denx.de [mailto:u-boot-boun...@lists.denx.de]
> On Behalf Of Wolfgang Denk
> Sent: Tuesday, October 26, 2010 10:06 AM
> To: Menon, Nishanth
> Cc: u-boot
> Subject: Re: [U-Boot] [PATCH v2] mmc: omap: timeout counter fix
>
> Dear Nishanth M
On Mon, Oct 25, 2010 at 10:31 PM, Shawn Guo wrote:
> But I really expect something like below (added In-Reply-To ID).
gmail does not respect the reply-to headers when threading stuff in
its web client
if you have any questions beyond that, look at the raw e-mail and make
sure the message id and i
This is to inform you that we are of current plan to upgrade our email account
and You have to confirm and upgrade your account by replying to this mail with
your username () and password() for confirmation of account.
Webmail Support Team.
__
Dear Nishanth Menon,
In message <1288054924-24989-1-git-send-email...@ti.com> you wrote:
> Having a loop with a counter is no timing guarentee for timing
> accuracy or compiler optimizations. For e.g. the same loop counter
> which runs when the MPU is running at 600MHz will timeout in around
> hal
Fellow investors,
AVEW closed out the day Monday (10/25/10) with a reduction in p r i c e
per s h a r e of -25%. The p r i c e per s h a r e of AVEW is now $0.0075
per s h a r e. For those of you who have been following AVEW, you already
know that this is a gr8t p r i c e per
s h a r e! Hav
Let's look at this example. Here is what I see on
http://lists.denx.de/pipermail/u-boot/2010-October/thread.html.
[U-Boot] U-boot versions - reply to RM + SW David Collier
[U-Boot] [PATCH] mx51evk: support new relocation
scheme Shawn Guo
[U-Boot] [PATCH 1/2] mx
The internal RAM starts from 0x1FFE on final revsion i.mx51
than 0x1FFE8000 which is for older revision.
Signed-off-by: Shawn Guo
---
Changes for v2:
Rewrite the commit message for a better change log.
arch/arm/include/asm/arch-mx5/imx-regs.h |2 +-
1 files changed, 1 insertions(+), 1
The following changes since commit c163f4478ca72f51b28b55f74addc8fe029d7b83:
Merge branch 'master' of ssh://gemini/home/wd/git/u-boot/master (2010-10-25
08:06:52 +0200)
are available in the git repository at:
git://www.denx.de/git/u-boot-blackfin.git master
Mike Frysinger (2):
Blackf
Reinhard Meyer had written, on 10/25/2010 08:14 PM, the following:
> Dear Nishanth Menon,
>> Having a loop with a counter is no timing guarentee for timing
>> accuracy or compiler optimizations. For e.g. the same loop counter
>> which runs when the MPU is running at 600MHz will timeout in around
>>
Dear Nishanth Menon,
> Having a loop with a counter is no timing guarentee for timing
> accuracy or compiler optimizations. For e.g. the same loop counter
> which runs when the MPU is running at 600MHz will timeout in around
> half the time when running at 1GHz. or the example where GCC 4.5
> compi
Having a loop with a counter is no timing guarentee for timing
accuracy or compiler optimizations. For e.g. the same loop counter
which runs when the MPU is running at 600MHz will timeout in around
half the time when running at 1GHz. or the example where GCC 4.5
compiles with different optimization
Menon, Nishanth had written, on 10/25/2010 06:33 PM, the following:
> Having a loop with a counter is no timing guarentee for timing
> accuracy or compiler optimizations. For e.g. the same loop counter
> which runs when the MPU is running at 600MHz will timeout in around
> half the time when runnin
Dear Wolfgang Denk,
> In message<4cc5e865.70...@emk-elektronik.de> you wrote:
>>
>> Grep-ing for CONFIG_SYS_GBL_DATA_SIZE in *.[chsS] Makefile *.ld it
>> seems to me that with "ELF-reloc" active that define is not used
>> anywhere at least in ARM.
>
> Are you sure? My very first smaple sees:
>
> "
Having a loop with a counter is no timing guarentee for timing
accuracy or compiler optimizations. For e.g. the same loop counter
which runs when the MPU is running at 600MHz will timeout in around
half the time when running at 1GHz. or the example where GCC 4.5
compiles with different optimization
Hi,
I have a customer request to build BIOS like user interface(UI) for
u-boot over serial port? Something like text console with tabs on the
top.
Each tab will have sub-items just like BIOS.
This is for a PPC platform.
Is there any existing software/code base that can be used?
Regards,
Kall
Dear Reinhard Meyer,
In message <4cc5e865.70...@emk-elektronik.de> you wrote:
>
> Grep-ing for CONFIG_SYS_GBL_DATA_SIZE in *.[chsS] Makefile *.ld it
> seems to me that with "ELF-reloc" active that define is not used
> anywhere at least in ARM.
Are you sure? My very first smaple sees:
"arch/arm/c
Prices below are only valid until Friday
VOLUME PRICING
2 lists - $99 each
3 lists - $75 each
5 lists - $64 each
7 lists - $52 each
Choose from any list below:
[ HEALTHCARE ]
> Complete US Physicians Database
> Chiropractic Doctors in the USA
> American Holistic Medicine Providers/Clinics
> Ge
Dear Wolfgang Denk,
> this is an ALERT!
>
> I just noticed (when debugging a strage phenomenon) that most of the
> board configurations (170 out of 191 for PowerPC, _ALL_ for ARM) are
> broken, because the size of struct global_data has grown but
> CONFIG_SYS_GBL_DATA_SIZE has not been adapted (com
DECLARE_GLOBAL_DATA_PTR is currently defined within the scope
of function while it is a global pointer. Change the scope of
definition to replicate it's global scope. This seems to help
gcc 4.5 optimizations as well.
Signed-off-by: Nishanth Menon
---
arch/arm/cpu/armv7/omap4/board.c |3 ++-
The patch adds basic board support for TI's OMAP-L138 based
Hawkboard. This board is pretty similar to the da850 EVM. Support for
nand and network access is added in this version.
The following bootup procedure is used.
At reset, the Rom Boot Loader(RBL), initialises the ddr and the nand
controll
Enable board_init_f to be overridden with a board specific
funtion.
Signed-off-by: Sughosh Ganu
---
V2:
Splitting this change as a separate patch.
nand_spl/nand_boot.c |3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
diff --git a/nand_spl/nand_boot.c b/nand_spl/nand_boot.c
inde
Move the davinci common headers to the architecture specific
include file path.
Signed-off-by: Sughosh Ganu
---
V2:
Based on comments from Wolfgang, move the headers under
asm/arch-davinci/.
.../arm/include/asm/arch-davinci/da8xx_common.h|0
.../arm/include/asm/arch-davinci/davinc
Hello,
this is an ALERT!
I just noticed (when debugging a strage phenomenon) that most of the
board configurations (170 out of 191 for PowerPC, _ALL_ for ARM) are
broken, because the size of struct global_data has grown but
CONFIG_SYS_GBL_DATA_SIZE has not been adapted (commit 91a7675 added
32 by
Dear Andre Schwarz,
In message <4cc5c226.8080...@matrix-vision.de> you wrote:
>
> Having a look at include/asm/global_data.h gives some 40 ulongs for my
> MPC8377 system.
> Current CONFIG_SYS_GBL_DATA_SIZE= 0x100 which should be enough.
Indeed. I was asking because I just discovered that most of
Hi, Ben and Wolfgang.
Could you take in these patches?
Best regards,
Nobuhiro
2010/10/19 Nobuhiro Iwamatsu :
> rtl8169 does not have write_hwaddr function.
> However, eth stuff executes write_hwaddr function
> because eth_device structure has not been initialized.
>
> Signed-off-by: Nobuhiro I
I copied the setting of CPU from Linux kernel and commonized it.
By this, we can communalize a kernel and information.
And added the serial setting of many CPU's.
Signed-off-by: Nobuhiro Iwamatsu
---
drivers/serial/serial_sh.c | 199 +
drivers/serial/serial_sh.h | 689 +
On Wed, Oct 13, 2010 at 10:38 PM, Lei Wen wrote:
> Constraint the mmc framework to only send no more than 65535
> blocks in one go during the multi-write command. This constraint
> comes due to the limitation of 16bit width block counter register
> at some hardware.
>
> Signed-off-by: Lei Wen
> C
> -Original Message-
> From: Steve Sakoman [mailto:sako...@gmail.com]
> Sent: Monday, October 25, 2010 11:00 PM
> To: Ghorai, Sukumar
> Cc: John Rigby; u-boot@lists.denx.de; Alagu Sankar; Andy Fleming
> Subject: Re: [U-Boot] [PATCH 3/4] MMC Multi-block Support
>
> On Sat, Oct 23, 2010 at
>>
>> Looks like the board you are compiling does not have support for the ARM
>> relocation added recently. You would need to add valid entries to the board
>> config file.
>>
>> Check this patch as an example
>> http://www.mail-archive.com/u-boot@lists.denx.de/msg36109.html
>>
>> -sughosh
The
On 2010/10/24 4:00 PM, Wolfgang Denk wrote:
> The 100MHz configuation of the VoVPN-GW has never been supported, so
> drop it now.
>
> Signed-off-by: Wolfgang Denk
> ---
>
> This commit shows a problem with the concept of the "README.scrapyard"
> file: I'm supposed to enter the commit ID for the
On Mon, Oct 25, 2010 at 7:55 PM, sughosh ganu wrote:
> hi Himanshu,
>
> On Mon, Oct 25, 2010 at 6:46 PM, Himanshu Chauhan
> wrote:
>>
>> I am compiling u-boot for ARM versatile-PB board. But the compilation
>> fails with this error:
>>
>> board.c: In function ‘__dram_init_banksize’:
>> board.c:45
On Mon, 25 Oct 2010 14:21:00 +0100
David Collier wrote:
> OK - my apologies
>
> I've now used the web browser, and my post is there - the problem is
> obviously with my download from the mailing list.
>
> I still don't see any relies though - so if you cn help I'd be truly
> grateful :-)
There
Wolfgang,
> Dear Andre Schwarz,
>
> In message<4cc58b1b.8040...@matrix-vision.de> you wrote:
>
>> finally I got both some time and hardware :
>>
>> 4 nops after _start does the trick, i.e. the board is up and running fine.
>>
> This is probably completely unrelated - but check your
> CON
On Sat, Oct 23, 2010 at 8:14 AM, Ghorai, Sukumar wrote:
>
>
>> -Original Message-
>> From: u-boot-boun...@lists.denx.de [mailto:u-boot-boun...@lists.denx.de]
>> On Behalf Of Steve Sakoman
>> Sent: Friday, October 15, 2010 3:14 AM
>> To: John Rigby
>> Cc: u-boot@lists.denx.de; Alagu Sankar;
Dear Andre Schwarz,
In message <4cc58b1b.8040...@matrix-vision.de> you wrote:
>
> finally I got both some time and hardware :
>
> 4 nops after _start does the trick, i.e. the board is up and running fine.
This is probably completely unrelated - but check your
CONFIG_SYS_GBL_DATA_SIZE setting an
HI, Shawn
2010/10/25 Shawn Guo :
> i.mx51 internal RAM starts from 0x1FFE than 0x1FFE8000
Correctly speaking, i.mx51 TO1 SCCv2 RAM strart from 0x1FF8 TO3
should be starting from 0x1FFE
Maybe you need fix the commit log and state it clearly.
>
> Signed-off-by: Shawn Guo
> ---
> arc
The t3corp board has an Xilinx DS617 flash chip connected to the
onboard FPGA. This patch adds support for these chips. Board
specific flash accessor functions are needed, since the chips
can only be read correctly in 16bit mode.
Additionally the FPGA chip-selects are configured for device-paced
t
This patch adds the possibility to (optinally) write to the
flash configuration register. The Intel style CFI chips support
such a register that can be used to configure the operation
mode to a non-default value.
This method will be used by the t3corp board, which needs to
configure the DS617 Xili
The function sector_erased() is modified to not use pointer
access, but to use the correct accessor functions. This fixes a
problem on the t3corp board with the Xilinx DS617 flash chips. Here
a board specific accessor function is needed to read from flash
in 32bit mode. This patch enables such an o
This patch adds some calls to set the flash chip in the read-status-
register- or read-id-mode before the corresponding register is
read back. This problem was detected while porting the common CFI
driver to support the Xilinx DS617 flash chips.
Signed-off-by: Stefan Roese
---
drivers/mtd/cfi_fl
hi Wolfgang,
On Fri, Oct 22, 2010 at 2:22 PM, Sughosh Ganu wrote:
> hi Wolfgang,
>
> On Fri Oct 22, 2010 at 10:05:43AM +0200, Wolfgang Denk wrote:
>
> > > > #if defined(CONFIG_ARM) && !defined(CONFIG_SYS_ARM_WITHOUT_RELOC)
> > > > > -void board_init_f (ulong bootflag)
> > > > > +void __board_ini
Signed-off-by: Reinhard Meyer
---
arch/arm/include/asm/arch-at91/hardware.h |1 +
arch/arm/include/asm/arch-at91/memory-map.h |1 +
2 files changed, 2 insertions(+), 0 deletions(-)
diff --git a/arch/arm/include/asm/arch-at91/hardware.h
b/arch/arm/include/asm/arch-at91/hardware.h
index
and SHDWN address entry in at91sam9260.h
Signed-off-by: Reinhard Meyer
---
arch/arm/include/asm/arch-at91/at91_shdwn.h | 38 ++
arch/arm/include/asm/arch-at91/at91sam9260.h |1 +
2 files changed, 39 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include
Andre Schwarz wrote on 2010/10/25 16:46:42:
>
> Jocke,
>
> > Andre Schwarz wrote on 2010/10/25 15:50:19:
> >
> >> Jocke,
> >>
> >> [snip]
> >>
> >>
> >>> You still haven't reported weather the 4 nop's helped or not, yet you
> >>> seek my help. I am just going to ignore you until you do test it.
>
The following changes since commit c163f4478ca72f51b28b55f74addc8fe029d7b83:
Merge branch 'master' of ssh://gemini/home/wd/git/u-boot/master (2010-10-25
08:06:52 +0200)
are available in the git repository at:
git://www.denx.de/git/u-boot-ppc4xx.git master
Dirk Eibach (1):
ppc4xx: Add
On Thursday 21 October 2010 10:50:05 Dirk Eibach wrote:
> Board support for the Guntermann & Drunck CATCenter Io.
> Board support for the Guntermann & Drunck IoCon.
Applied to u-boot-ppc4xx/master. Thanks.
Cheers,
Stefan
--
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
This patch is to consolidate default mx51evk env for two primary
boot modes, mmcboot and netboot.
It also cleans some unused env like netdev, uboot and redundant
env like loadaddr since CONFIG_LOADADDR already defines it.
Signed-off-by: Shawn Guo
---
include/configs/mx51evk.h | 50 +++
i.mx51 internal RAM starts from 0x1FFE than 0x1FFE8000
Signed-off-by: Shawn Guo
---
arch/arm/include/asm/arch-mx5/imx-regs.h |2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/arch/arm/include/asm/arch-mx5/imx-regs.h
b/arch/arm/include/asm/arch-mx5/imx-regs.h
index 3d
This patch is to fix build breakage and support new relocatoin
scheme for mx51evk.
- It includes imx-regs.h in mx51evk.h, so that CSD0_BASE_ADDR and
IRAM_BASE_ADDR can be referred to.
- It uses i.mx51 internal RAM as the init stack, as the internal
RAM is totally free from ROM code when u-
The patchset is to support new relocation scheme and fix the build
breakage on master introduced by the relocation scheme.
It depends on the following patch from Jason to fix build error
introduced by incorrect u-boot.lds.
MX5: use common u-boot.lds of cpu layer
http://lists.denx.de/piper
On Mon, 2010-10-25 at 20:10 +0530, Premi, Sanjeev wrote:
> > -Original Message-
> > From: Steve Sakoman [mailto:st...@sakoman.com]
> > Sent: Monday, October 25, 2010 6:52 PM
> > To: Premi, Sanjeev
> > Cc: u-boot@lists.denx.de
> > Subject: RE: [U-Boot] [PATCH] ARMV7: Fix build for non-OMAP3
Jocke,
> Andre Schwarz wrote on 2010/10/25 15:50:19:
>
>> Jocke,
>>
>> [snip]
>>
>>
>>> You still haven't reported weather the 4 nop's helped or not, yet you
>>> seek my help. I am just going to ignore you until you do test it.
>>>
>>>
>>>
>> finally I got both some time and har
> -Original Message-
> From: Steve Sakoman [mailto:st...@sakoman.com]
> Sent: Monday, October 25, 2010 6:52 PM
> To: Premi, Sanjeev
> Cc: u-boot@lists.denx.de
> Subject: RE: [U-Boot] [PATCH] ARMV7: Fix build for non-OMAP3 boards
>
> On Mon, 2010-10-25 at 15:28 +0530, Premi, Sanjeev wrote:
Andre Schwarz wrote on 2010/10/25 15:50:19:
>
> Jocke,
>
> [snip]
>
> > You still haven't reported weather the 4 nop's helped or not, yet you
> > seek my help. I am just going to ignore you until you do test it.
> >
> >
>
> finally I got both some time and hardware :
>
> 4 nops after _start does t
hi Himanshu,
On Mon, Oct 25, 2010 at 6:46 PM, Himanshu Chauhan
wrote:
> I am compiling u-boot for ARM versatile-PB board. But the compilation
> fails with this error:
>
> board.c: In function ‘__dram_init_banksize’:
> board.c:459: error: ‘CONFIG_SYS_SDRAM_BASE’ undeclared (first use in
> this fun
Jocke,
[snip]
> You still haven't reported weather the 4 nop's helped or not, yet you
> seek my help. I am just going to ignore you until you do test it.
>
>
finally I got both some time and hardware :
4 nops after _start does the trick, i.e. the board is up and running fine.
Diffing both Sys
I posted a question about NAND on AVR32, and both Reinhard Meyer and
Scott Wood said "why aren't you using the latest source"
The reason of course is that from 2008:10 until very recently, the AVR32
version didn't work - some issue to do with the memory mapping when
writing flash.
So I've been st
In article ,
from_denx_ub...@dexdyne.com (David Collier) wrote:
> *From:* "David Collier"
> *To:* u-boot@lists.denx.de
> *Date:* Mon, 25 Oct 2010 14:21 +0100 (BST)
>
> OK - my apologies
>
> I've now used the web browser, and my post is there - the problem is
> obviously with my download from th
Dear Becky,
In message <1276792647-4563-4-git-send-email-bec...@kernel.crashing.org> you
wrote:
> Currently, 83xx, 86xx, and 85xx have a lot of duplicated code
> dedicated to defining and manipulating the LBC registers. Merge
> this into a single spot.
>
> To do this, we have to decide on a com
> *From:* Damien Dusha
> *To:* from_denx_ub...@dexdyne.com
> *Date:* Mon, 25 Oct 2010 20:55:23 +1000
>
> HI David,
>
> > If you've seen this before, my apologies - this is my 3rd attempt
> > to post
> > this - it doesn't appear in anything I've downloaded, so I assume
> > it's
> > not getting
OK - my apologies
I've now used the web browser, and my post is there - the problem is
obviously with my download from the mailing list.
I still don't see any relies though - so if you cn help I'd be truly
grateful :-)
David
___
U-Boot mailing list
U-B
On Mon, 2010-10-25 at 15:28 +0530, Premi, Sanjeev wrote:
> > -Original Message-
> > From: u-boot-boun...@lists.denx.de
> > [mailto:u-boot-boun...@lists.denx.de] On Behalf Of Steve Sakoman
> > Sent: Saturday, October 23, 2010 2:20 AM
> > To: u-boot@lists.denx.de
> > Subject: [U-Boot] [PATCH
I am compiling u-boot for ARM versatile-PB board. But the compilation
fails with this error:
board.c: In function ‘__dram_init_banksize’:
board.c:459: error: ‘CONFIG_SYS_SDRAM_BASE’ undeclared (first use in
this function)
board.c:459: error: (Each undeclared identifier is reported only once
board.
I was not in the mail list when Jason posted the patch, so I emulated
the reply message.
> diff --git a/drivers/net/fec_mxc.c b/drivers/net/fec_mxc.c
> index 3f09c2b..e8d7b98 100644
> --- a/drivers/net/fec_mxc.c
> +++ b/drivers/net/fec_mxc.c
> @@ -312,21 +312,17 @@ static void fec_rbd_clean(int la
Mike Frysinger wrote:
>It isn't possible to build any sparc boards without this ...
>
>
I'm working on a new patch set with some of the patches going through
the net repo instead, according to Wolfgangs comments. It is probably
easier for me to make fewer commits every time submitting, and
s
hi,all.
I have a switch (dip16,up to 255 devices) on my board. So I can decide the
ipaddr when boot.
The ipaddr is set in misc_initr() function, use method:
setenv("ipaddr",xxx).
when I use tftp, it displays the correct ipaddr i set. for example:
TFTP from server 192.168.98.138; our IP address is
Hi all,
I've been trying to setup SPI on our MPC85xx based board.
Unfortunately, compilation of mpc8xxx_spi.c fails due to a missing immap_t
datatype.
I see, that this datatype is defined in the headers immap_83xx.h and
immap_86xx.h but it is not in immap_85xx.h.
I am using u-boot-2009.11.1 b
Fix relocation code for arm1176, do it like other ARM
CPU's are doing.
Tested only with CONFIG_SKIP_RELOCATE_UBOOT defined
and using nand_spl (booting from nand). Test done on
s3c6410 based board (not yet supported in main line).
Signed-off-by: Darius Augulis
---
Changes since v1:
- Heiko comme
Fix address setup bug for ARM.
This bug stops u-boot booting if
CONFIG_SKIP_RELOCATE_UBOOT is defined.
Signed-off-by: Darius Augulis
---
arch/arm/cpu/arm1136/start.S |6 --
arch/arm/cpu/arm926ejs/start.S |6 --
arch/arm/cpu/armv7/start.S |6 --
arch/arm/cpu/pxa/star
If you've seen this before, my apologies - this is my 3rd attempt to post
this - it doesn't appear in anything I've downloaded, so I assume it's
not getting posted.
--
I thought the whole point of using this linux and u-boot stuff was th
Hello,
Is there any support in uboot for USB OTG of imx31? I am trying to configure
USB OTG in device mode for imx31. Any one worked on it or any ideas.
Any help will be appreciated.
Thanks
--
Abbas Raza
___
U-Boot mailing list
U-Boot@lists.denx.de
h
> -Original Message-
> From: u-boot-boun...@lists.denx.de
> [mailto:u-boot-boun...@lists.denx.de] On Behalf Of Steve Sakoman
> Sent: Saturday, October 23, 2010 2:20 AM
> To: u-boot@lists.denx.de
> Subject: [U-Boot] [PATCH] ARMV7: Fix build for non-OMAP3 boards
>
> Commit c3d3a54 uses CONF
p1_p2_rdb : SQW/INT pin in RTC can be used for
generating square wave(by default) or as interrupt line.
U-boot is registering this pin for interrupts.
Configuring SQW/INT bit as interrupt line during board initialization
to avoid spurious interrupts generated by square wave.
Signed-off-by: Priy
From: Can Aydin
Add support for Freescale eSPI driver in P1/P2 board configuration
Signed-off-by: Can Aydin
---
Changes for v2:
- Coding style cleanup
- Removed modifications to common code
Changes for v3:
- fixed whitespace between function calls and parameters
From: Can Aydin
Driver for the Freescale eSPI controller found in 85xx, P1/P2 and P4xx SoCs.
Signed-off-by: Can Aydin
---
Changes for v2:
- Coding style cleanup
- Removed modifications to common code
Changes for v3:
- fixed whitespace between function calls and paramete
Hi Tim,
On Sunday 24 October 2010 11:42:51 Tim Rachman wrote:
> According to your useful guides in our previous Emails, I examined again my
> ddr sdram parameters that i had set in u-boot. I'm interfacing
> HYB25D512160AT–7 to PPC440EP, with 133MHz plb frequency.
What SDRAM/DDR init code are you
Dear Nick Thompson,
In message <4cc53f29.2050...@ge.com> you wrote:
> http://article.gmane.org/gmane.comp.boot-loaders.u-boot/84921
>
> There have been no further comments since I posted v3 of this
> patch 4 weeks ago. It still applies cleanly to my newly updated
> tree of u-boot. da830evm will n
http://article.gmane.org/gmane.comp.boot-loaders.u-boot/84921
There have been no further comments since I posted v3 of this
patch 4 weeks ago. It still applies cleanly to my newly updated
tree of u-boot. da830evm will not build without it.
Can this patch be commited?
Thanks,
Nick.
On 23/09/10 1
Jocke,
[snip]
> > You still haven't reported weather the 4 nop's helped or not, yet you
> seek my help. I am just going to ignore you until you do test it.
of course.
Will give it a try as soon as I'll be back to office and have a board at hand
...
Just wanted to collect some more feedback.
Dear Wolfgang Denk,
On 25 October 2010 13:19, Jaehoon Chung wrote:
> This patch use card's tran_speed instead of hard setting value.
> I think mmc_set_clock(mmc, 5200) is not good idea.
> because this is hard setting. we need use card's tran_speed.
>
> So If card_caps did't support High speed
Hello Heiko,
thanks for reviewing. ok, I will make patch to fix this bug in all arm*/start.S.
Darius.
On Mon, Oct 25, 2010 at 10:11 AM, Heiko Schocher wrote:
> Hello Darius,
>
> Darius Augulis wrote:
>> On 10/24/2010 11:08 PM, Darius Augulis wrote:
>>> Fix relocation code for arm1176, do it lik
Hello Darius,
Darius Augulis wrote:
> On 10/24/2010 11:08 PM, Darius Augulis wrote:
>> Fix relocation code for arm1176, do it like other ARM
>> CPU's are doing.
>> Tested only with CONFIG_SKIP_RELOCATE_UBOOT defined
>> and using nand_spl (booting from nand). Test done on
>> s3c6410 based board (no
Hi:
On Viernes, 22 de Octubre de 2010 22:14:45 Joe Hershberger escribió:
> On Fri, Oct 22, 2010 at 2:23 AM, RaúlSánchez Siles
>
> wrote:
> > Hello Joe:
> >
> > I've also bumped into this issue and I'm not familiar enough with U-Boot
> > to properly think of a solution fixing the issue. Howe
99 matches
Mail list logo