On Tuesday 27 of August 2024 05:49:21 Doug Brown wrote: > The interrupt level should be 0 or 1. The existing code was using the > interrupt flags to determine the level. In the only machine currently > supported (xlnx-versal-virt), the GICv3 was masking off all bits except > bit 0 when applying it, resulting in the IRQ never being delivered. > > Signed-off-by: Doug Brown <[email protected]> > Reviewed-by: Francisco Iglesias <[email protected]>
Reviewed-by: Pavel Pisa <[email protected]> -- Pavel Pisa phone: +420 603531357 e-mail: [email protected] Department of Control Engineering FEE CVUT Karlovo namesti 13, 121 35, Prague 2 university: http://control.fel.cvut.cz/ personal: http://cmp.felk.cvut.cz/~pisa social: https://social.kernel.org/ppisa projects: https://www.openhub.net/accounts/ppisa CAN related:http://canbus.pages.fel.cvut.cz/ RISC-V education: https://comparch.edu.cvut.cz/ Open Technologies Research Education and Exchange Services https://gitlab.fel.cvut.cz/otrees/org/-/wikis/home
