Thanks Marcus.
I agree, there is no way this is design-intent. My gut says it is some sort of clock situation on the FPGA, but I am not sure what. Unfortunately, the only ones who can probably weigh in on this would be some of the Ettus FPGA designers, and I am guessing that they don’t see too many people changing the sample rate on the fly, and this is an unseen before bug.
_______________________________________________ USRP-users mailing list -- usrp-users@lists.ettus.com To unsubscribe send an email to usrp-users-le...@lists.ettus.com
