Last update for today… Installed latest UHD from ETTUS repository, downloaded 
new images and tried the loader without success (the USRP probe shows the 
incompatibility of the FPGA image with new UHD version):

```
abusso@ttclabsdr:~$ uhd_usrp_probe
[INFO] [UHD] linux; GNU C++ version 7.5.0; Boost_106501; UHD_4.1.0.4-release
[INFO] [X300] X300 initialization sequence...
Error: RuntimeError: Expected FPGA compatibility number 38, but got 33:
The FPGA image on your device is not compatible with this host code build.
Download the appropriate FPGA images for this version of UHD.
Please run:

 "/usr/lib/x86_64-linux-gnu/uhd/utils/uhd_images_downloader.py"

Then burn a new image to the on-board flash storage of your
USRP X3xx device using the image loader utility. Use this command:

"/usr/lib/bin/uhd_image_loader" --args="type=x300,addr=192.168.40.2"

For more information, refer to the UHD manual:

 http://files.ettus.com/manual/page_usrp_x3x0.html#x3x0_flash


abusso@ttclabsdr:~$ sudo /usr/lib/uhd/utils/uhd_images_downloader.py
[INFO] Using base URL: https://files.ettus.com/binaries/cache/
[INFO] Images destination: /usr/share/uhd/images
[INFO] No inventory file found at /usr/share/uhd/images/inventory.json. 
Creating an empty one.
09147 kB / 09147 kB (100%) x4xx_x410_fpga_default-gd5c2750.zip
21070 kB / 21070 kB (100%) x3xx_x310_fpga_default-gd5c2750.zip
19740 kB / 19740 kB (100%) x3xx_x300_fpga_default-gd5c2750.zip
01149 kB / 01149 kB (100%) e3xx_e310_sg1_fpga_default-gd5c2750.zip
01137 kB / 01137 kB (100%) e3xx_e310_sg3_fpga_default-gd5c2750.zip
10188 kB / 10188 kB (100%) e3xx_e320_fpga_default-gd5c2750.zip
20727 kB / 20727 kB (100%) n3xx_n310_fpga_default-gd5c2750.zip
14296 kB / 14296 kB (100%) n3xx_n300_fpga_default-gd5c2750.zip
27186 kB / 27186 kB (100%) n3xx_n320_fpga_default-gd5c2750.zip
00481 kB / 00481 kB (100%) b2xx_b200_fpga_default-g325e8e9.zip
00463 kB / 00463 kB (100%) b2xx_b200mini_fpga_default-g325e8e9.zip
00882 kB / 00882 kB (100%) b2xx_b210_fpga_default-g325e8e9.zip
00511 kB / 00511 kB (100%) b2xx_b205mini_fpga_default-g325e8e9.zip
00167 kB / 00167 kB (100%) b2xx_common_fw_default-g7f7d016.zip
00007 kB / 00007 kB (100%) usrp2_usrp2_fw_default-g6bea23d.zip
00450 kB / 00450 kB (100%) usrp2_usrp2_fpga_default-g6bea23d.zip
02415 kB / 02415 kB (100%) usrp2_n200_fpga_default-g6bea23d.zip
00009 kB / 00009 kB (100%) usrp2_n200_fw_default-g6bea23d.zip
02757 kB / 02757 kB (100%) usrp2_n210_fpga_default-g6bea23d.zip
00009 kB / 00009 kB (100%) usrp2_n210_fw_default-g6bea23d.zip
02123 kB / 02123 kB (100%) n230_n230_fpga_default-ge57dfe0.zip
00319 kB / 00319 kB (100%) usrp1_usrp1_fpga_default-g6bea23d.zip
00522 kB / 00522 kB (100%) usrp1_b100_fpga_default-g6bea23d.zip
00006 kB / 00006 kB (100%) usrp1_b100_fw_default-g6bea23d.zip
00017 kB / 00017 kB (100%) octoclock_octoclock_fw_default-g14000041.zip
04839 kB / 04839 kB (100%) usb_common_windrv_default-g14000041.zip
[INFO] Images download complete.


abusso@ttclabsdr:~$ uhd_image_loader --args "type=x300,addr=192.168.30.2" 
--fpga-path="/usr/share/uhd/images/usrp_x310_fpga_XG.bit"
[INFO] [UHD] linux; GNU C++ version 7.5.0; Boost_106501; UHD_4.1.0.4-release
Unit: USRP X310 (31D7872, 192.168.30.2)
FPGA Image: /usr/share/uhd/images/usrp_x310_fpga_XG.bit
failed.
Error: RuntimeError: Device reported an error during initialization.
```

Then, I re-flashed the FPGA with latest image using Vivado. Now, usrp probe 
works again, but still, no way to upload using the image loader.

```
abusso@ttclabsdr:~$ uhd_usrp_probe
[INFO] [UHD] linux; GNU C++ version 7.5.0; Boost_106501; UHD_4.1.0.4-release
[INFO] [X300] X300 initialization sequence...
[INFO] [X300] Maximum frame size: 8000 bytes.
[INFO] [X300] Radio 1x clock: 200 MHz
  _____________________________________________________
 /
|       Device: X-Series Device
|     _____________________________________________________
|    /
|   |       Mboard: X310
|   |   revision: 11
|   |   revision_compat: 7
|   |   product: 30818
|   |   mac-addr0: 00:80:2f:30:8e:01
|   |   mac-addr1: 00:80:2f:30:8e:02
|   |   gateway: 192.168.10.1
|   |   ip-addr0: 192.168.10.2
|   |   subnet0: 255.255.255.0
|   |   ip-addr1: 192.168.20.2
|   |   subnet1: 255.255.255.0
|   |   ip-addr2: 192.168.30.2
|   |   subnet2: 255.255.255.0
|   |   ip-addr3: 192.168.40.2
|   |   subnet3: 255.255.255.0
|   |   serial: 31D7872
|   |   name: TTC_X310
|   |   FW Version: 6.0
|   |   FPGA Version: 38.0
|   |   FPGA git hash: b1ca7f3
|   |
|   |   Time sources:  internal, external, gpsdo
|   |   Clock sources: internal, external, gpsdo
|   |   Sensors: ref_locked
|     _____________________________________________________
|    /
|   |       RFNoC blocks on this device:
|   |
|   |   * 0/DDC#0
|   |   * 0/DDC#1



abusso@ttclabsdr:~$ uhd_image_loader --args "type=x300,addr=192.168.30.2" 
--fpga-path="/usr/share/uhd/images/usrp_x310_fpga_XG.bit"
[INFO] [UHD] linux; GNU C++ version 7.5.0; Boost_106501; UHD_4.1.0.4-release
Unit: USRP X310 (31D7872, 192.168.30.2)
FPGA Image: /usr/share/uhd/images/usrp_x310_fpga_XG.bit
failed.
Error: RuntimeError: Device reported an error during initialization.
abusso@ttclabsdr:~$
```

I will try tomorrow with the 1G image, but I was wondering if (may be) there 
are some jumpers inside the box that may prevent reprogramming. It looks quite 
strange that it does not work.

I could not check with the PCIe, since, apparently the divers are not installed 
yet on the new PC with PCIe card (and I cannot do too much with that since it 
is not “mine”).
_______________________________________________
USRP-users mailing list -- usrp-users@lists.ettus.com
To unsubscribe send an email to usrp-users-le...@lists.ettus.com

Reply via email to