Hello, We are trying to run the RFNoC addsub HLS block.
I was able to build the FPGA Image and made sure in the noc_block verilog code to point to the HLS implementation for addsub block on RFNoC as opposed to the verilog/VHDL implementation. But when we run the example Flowgraph with two signal source as input to the two inputs for addsub block on GRC, we get the following error - ERROR: thread[thread-per-block[4]: <block uhd_rfnoc_AddSub (1)>]: RuntimeError: Invalid recv stream command - stream now on multiple channels in a single streamer will fail to time align. Does this have anything to do with the C++ code for HLS implementation or is it a problem at UHD level? Thanks, Adnan
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
