> Date: Mon, 19 Nov 2018 08:53:45 -0700
> From: Simon Glass <s...@chromium.org>
>
> This board has not been converted to CONFIG_DM_BLK by the deadline.
> Remove it.
Hmm, isn't there something going wrong if a maintained board is
getting removed? Especially ones that are still on the market? Just
happened to pick this one since there we use these a lot in the
OpenBSD project for building stuff.
> Signed-off-by: Simon Glass <s...@chromium.org>
> ---
>
> arch/arm/mach-imx/mx6/Kconfig | 1 -
> board/solidrun/mx6cuboxi/Kconfig | 12 -
> board/solidrun/mx6cuboxi/MAINTAINERS | 6 -
> board/solidrun/mx6cuboxi/Makefile | 7 -
> board/solidrun/mx6cuboxi/README | 21 -
> board/solidrun/mx6cuboxi/mx6cuboxi.c | 857 ---------------------------
> configs/mx6cuboxi_defconfig | 43 --
> include/configs/mx6cuboxi.h | 149 -----
> 8 files changed, 1096 deletions(-)
> delete mode 100644 board/solidrun/mx6cuboxi/Kconfig
> delete mode 100644 board/solidrun/mx6cuboxi/MAINTAINERS
> delete mode 100644 board/solidrun/mx6cuboxi/Makefile
> delete mode 100644 board/solidrun/mx6cuboxi/README
> delete mode 100644 board/solidrun/mx6cuboxi/mx6cuboxi.c
> delete mode 100644 configs/mx6cuboxi_defconfig
> delete mode 100644 include/configs/mx6cuboxi.h
>
> diff --git a/arch/arm/mach-imx/mx6/Kconfig b/arch/arm/mach-imx/mx6/Kconfig
> index d05a3fa7ccf..19e259af057 100644
> --- a/arch/arm/mach-imx/mx6/Kconfig
> +++ b/arch/arm/mach-imx/mx6/Kconfig
> @@ -542,7 +542,6 @@ source "board/freescale/mx6ullevk/Kconfig"
> source "board/kosagi/novena/Kconfig"
> source "board/liebherr/display5/Kconfig"
> source "board/seco/Kconfig"
> -source "board/solidrun/mx6cuboxi/Kconfig"
> source "board/technexion/pico-imx6ul/Kconfig"
> source "board/tqc/tqma6/Kconfig"
> source "board/toradex/colibri-imx6ull/Kconfig"
> diff --git a/board/solidrun/mx6cuboxi/Kconfig
> b/board/solidrun/mx6cuboxi/Kconfig
> deleted file mode 100644
> index 741c1754f81..00000000000
> --- a/board/solidrun/mx6cuboxi/Kconfig
> +++ /dev/null
> @@ -1,12 +0,0 @@
> -if TARGET_MX6CUBOXI
> -
> -config SYS_BOARD
> - default "mx6cuboxi"
> -
> -config SYS_VENDOR
> - default "solidrun"
> -
> -config SYS_CONFIG_NAME
> - default "mx6cuboxi"
> -
> -endif
> diff --git a/board/solidrun/mx6cuboxi/MAINTAINERS
> b/board/solidrun/mx6cuboxi/MAINTAINERS
> deleted file mode 100644
> index 81f82bc9b5e..00000000000
> --- a/board/solidrun/mx6cuboxi/MAINTAINERS
> +++ /dev/null
> @@ -1,6 +0,0 @@
> -MX6CUBOXI BOARD
> -M: Fabio Estevam <fabio.este...@nxp.com>
> -S: Maintained
> -F: board/solidrun/mx6cuboxi/
> -F: include/configs/mx6cuboxi.h
> -F: configs/mx6cuboxi_defconfig
> diff --git a/board/solidrun/mx6cuboxi/Makefile
> b/board/solidrun/mx6cuboxi/Makefile
> deleted file mode 100644
> index 6e5becbd27b..00000000000
> --- a/board/solidrun/mx6cuboxi/Makefile
> +++ /dev/null
> @@ -1,7 +0,0 @@
> -# SPDX-License-Identifier: GPL-2.0+
> -#
> -# Copyright (C) 2007, Guennadi Liakhovetski <l...@denx.de>
> -#
> -# (C) Copyright 2011 Freescale Semiconductor, Inc.
> -
> -obj-y := mx6cuboxi.o
> diff --git a/board/solidrun/mx6cuboxi/README b/board/solidrun/mx6cuboxi/README
> deleted file mode 100644
> index 5d0a45d9299..00000000000
> --- a/board/solidrun/mx6cuboxi/README
> +++ /dev/null
> @@ -1,21 +0,0 @@
> -How to use U-Boot on Solid-run mx6 Hummingboard and Cubox-i
> ------------------------------------------------------------
> -
> -- Build U-Boot for Hummingboard/Cubox-i:
> -
> -$ make mrproper
> -$ make mx6cuboxi_defconfig
> -$ make
> -
> -This will generate the SPL image called SPL and the u-boot.img.
> -
> -- Flash the SPL image into the SD card:
> -
> -sudo dd if=SPL of=/dev/mmcblk0 bs=1k seek=1; sync
> -
> -- Flash the u-boot.img image into the SD card:
> -
> -sudo dd if=u-boot.img of=/dev/mmcblk0 bs=1k seek=69; sync
> -
> -- Insert the SD card in the board, power it up and U-Boot messages should
> -come up.
> diff --git a/board/solidrun/mx6cuboxi/mx6cuboxi.c
> b/board/solidrun/mx6cuboxi/mx6cuboxi.c
> deleted file mode 100644
> index cf63427e52f..00000000000
> --- a/board/solidrun/mx6cuboxi/mx6cuboxi.c
> +++ /dev/null
> @@ -1,857 +0,0 @@
> -// SPDX-License-Identifier: GPL-2.0+
> -/*
> - * Copyright (C) 2015 Freescale Semiconductor, Inc.
> - *
> - * Author: Fabio Estevam <fabio.este...@freescale.com>
> - *
> - * Copyright (C) 2013 Jon Nettleton <jon.nettle...@gmail.com>
> - *
> - * Based on SPL code from Solidrun tree, which is:
> - * Author: Tungyi Lin <tungyilin1...@gmail.com>
> - *
> - * Derived from EDM_CF_IMX6 code by TechNexion,Inc
> - * Ported to SolidRun microSOM by Rabeeh Khoury <rab...@solid-run.com>
> - */
> -
> -#include <asm/arch/clock.h>
> -#include <asm/arch/imx-regs.h>
> -#include <asm/arch/iomux.h>
> -#include <asm/arch/mx6-pins.h>
> -#include <asm/arch/mxc_hdmi.h>
> -#include <linux/errno.h>
> -#include <asm/gpio.h>
> -#include <asm/mach-imx/iomux-v3.h>
> -#include <asm/mach-imx/sata.h>
> -#include <asm/mach-imx/video.h>
> -#include <mmc.h>
> -#include <fsl_esdhc.h>
> -#include <malloc.h>
> -#include <miiphy.h>
> -#include <netdev.h>
> -#include <asm/arch/crm_regs.h>
> -#include <asm/io.h>
> -#include <asm/arch/sys_proto.h>
> -#include <spl.h>
> -#include <usb.h>
> -#include <usb/ehci-ci.h>
> -
> -DECLARE_GLOBAL_DATA_PTR;
> -
> -#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
> - PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
> - PAD_CTL_SRE_FAST | PAD_CTL_HYS)
> -
> -#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
> - PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
> - PAD_CTL_SRE_FAST | PAD_CTL_HYS)
> -
> -#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
> - PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
> -
> -#define ENET_PAD_CTRL_PD (PAD_CTL_PUS_100K_DOWN | \
> - PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
> -
> -#define ENET_PAD_CTRL_CLK ((PAD_CTL_PUS_100K_UP & ~PAD_CTL_PKE) | \
> - PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
> -
> -#define ETH_PHY_RESET IMX_GPIO_NR(4, 15)
> -#define USB_H1_VBUS IMX_GPIO_NR(1, 0)
> -
> -enum board_type {
> - CUBOXI = 0x00,
> - HUMMINGBOARD = 0x01,
> - HUMMINGBOARD2 = 0x02,
> - UNKNOWN = 0x03,
> -};
> -
> -#define MEM_STRIDE 0x4000000
> -static u32 get_ram_size_stride_test(u32 *base, u32 maxsize)
> -{
> - volatile u32 *addr;
> - u32 save[64];
> - u32 cnt;
> - u32 size;
> - int i = 0;
> -
> - /* First save the data */
> - for (cnt = 0; cnt < maxsize; cnt += MEM_STRIDE) {
> - addr = (volatile u32 *)((u32)base + cnt); /* pointer
> arith! */
> - sync ();
> - save[i++] = *addr;
> - sync ();
> - }
> -
> - /* First write a signature */
> - * (volatile u32 *)base = 0x12345678;
> - for (size = MEM_STRIDE; size < maxsize; size += MEM_STRIDE) {
> - * (volatile u32 *)((u32)base + size) = size;
> - sync ();
> - if (* (volatile u32 *)((u32)base) == size) { /* We reached
> the overlapping address */
> - break;
> - }
> - }
> -
> - /* Restore the data */
> - for (cnt = (maxsize - MEM_STRIDE); i > 0; cnt -= MEM_STRIDE) {
> - addr = (volatile u32 *)((u32)base + cnt); /* pointer
> arith! */
> - sync ();
> - *addr = save[i--];
> - sync ();
> - }
> -
> - return (size);
> -}
> -
> -int dram_init(void)
> -{
> - u32 max_size = imx_ddr_size();
> -
> - gd->ram_size = get_ram_size_stride_test((u32 *) CONFIG_SYS_SDRAM_BASE,
> - (u32)max_size);
> -
> - return 0;
> -}
> -
> -static iomux_v3_cfg_t const uart1_pads[] = {
> - IOMUX_PADS(PAD_CSI0_DAT10__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
> - IOMUX_PADS(PAD_CSI0_DAT11__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const usdhc2_pads[] = {
> - IOMUX_PADS(PAD_SD2_CLK__SD2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_CMD__SD2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT0__SD2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT1__SD2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT2__SD2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT3__SD2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const usdhc3_pads[] = {
> - IOMUX_PADS(PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_RST__SD3_RESET | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const board_detect[] = {
> - /* These pins are for sensing if it is a CuBox-i or a HummingBoard */
> - IOMUX_PADS(PAD_KEY_ROW1__GPIO4_IO09 | MUX_PAD_CTRL(UART_PAD_CTRL)),
> - IOMUX_PADS(PAD_EIM_DA4__GPIO3_IO04 | MUX_PAD_CTRL(UART_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT0__GPIO2_IO08 | MUX_PAD_CTRL(UART_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const som_rev_detect[] = {
> - /* These pins are for sensing if it is a CuBox-i or a HummingBoard */
> - IOMUX_PADS(PAD_CSI0_DAT14__GPIO6_IO00 | MUX_PAD_CTRL(UART_PAD_CTRL)),
> - IOMUX_PADS(PAD_CSI0_DAT18__GPIO6_IO04 | MUX_PAD_CTRL(UART_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const usb_pads[] = {
> - IOMUX_PADS(PAD_GPIO_0__GPIO1_IO00 | MUX_PAD_CTRL(NO_PAD_CTRL)),
> -};
> -
> -static void setup_iomux_uart(void)
> -{
> - SETUP_IOMUX_PADS(uart1_pads);
> -}
> -
> -static struct fsl_esdhc_cfg usdhc_cfg = {
> - .esdhc_base = USDHC2_BASE_ADDR,
> - .max_bus_width = 4,
> -};
> -
> -static struct fsl_esdhc_cfg emmc_cfg = {
> - .esdhc_base = USDHC3_BASE_ADDR,
> - .max_bus_width = 8,
> -};
> -
> -int board_mmc_get_env_dev(int devno)
> -{
> - return devno - 1;
> -}
> -
> -#define USDHC2_CD_GPIO IMX_GPIO_NR(1, 4)
> -
> -int board_mmc_getcd(struct mmc *mmc)
> -{
> - struct fsl_esdhc_cfg *cfg = mmc->priv;
> - int ret = 0;
> -
> - switch (cfg->esdhc_base) {
> - case USDHC2_BASE_ADDR:
> - ret = !gpio_get_value(USDHC2_CD_GPIO);
> - break;
> - case USDHC3_BASE_ADDR:
> - ret = (mmc_get_op_cond(mmc) < 0) ? 0 : 1; /* eMMC/uSDHC3 has no
> CD GPIO */
> - break;
> - }
> -
> - return ret;
> -}
> -
> -static int mmc_init_main(bd_t *bis)
> -{
> - int ret;
> -
> - /*
> - * Following map is done:
> - * (U-Boot device node) (Physical Port)
> - * mmc0 Carrier board MicroSD
> - * mmc1 SOM eMMC
> - */
> - SETUP_IOMUX_PADS(usdhc2_pads);
> - usdhc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
> - ret = fsl_esdhc_initialize(bis, &usdhc_cfg);
> - if (ret)
> - return ret;
> -
> - SETUP_IOMUX_PADS(usdhc3_pads);
> - emmc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
> - return fsl_esdhc_initialize(bis, &emmc_cfg);
> -}
> -
> -static int mmc_init_spl(bd_t *bis)
> -{
> - struct src *psrc = (struct src *)SRC_BASE_ADDR;
> - unsigned reg = readl(&psrc->sbmr1) >> 11;
> -
> - /*
> - * Upon reading BOOT_CFG register the following map is done:
> - * Bit 11 and 12 of BOOT_CFG register can determine the current
> - * mmc port
> - * 0x1 SD2
> - * 0x2 SD3
> - */
> - switch (reg & 0x3) {
> - case 0x1:
> - SETUP_IOMUX_PADS(usdhc2_pads);
> - usdhc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
> - gd->arch.sdhc_clk = usdhc_cfg.sdhc_clk;
> - return fsl_esdhc_initialize(bis, &usdhc_cfg);
> - case 0x2:
> - SETUP_IOMUX_PADS(usdhc3_pads);
> - emmc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
> - gd->arch.sdhc_clk = emmc_cfg.sdhc_clk;
> - return fsl_esdhc_initialize(bis, &emmc_cfg);
> - }
> -
> - return -ENODEV;
> -}
> -
> -int board_mmc_init(bd_t *bis)
> -{
> - if (IS_ENABLED(CONFIG_SPL_BUILD))
> - return mmc_init_spl(bis);
> -
> - return mmc_init_main(bis);
> -}
> -
> -static iomux_v3_cfg_t const enet_pads[] = {
> - IOMUX_PADS(PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - /* AR8035 reset */
> - IOMUX_PADS(PAD_KEY_ROW4__GPIO4_IO15 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD)),
> - /* AR8035 interrupt */
> - IOMUX_PADS(PAD_DI0_PIN2__GPIO4_IO18 | MUX_PAD_CTRL(NO_PAD_CTRL)),
> - /* GPIO16 -> AR8035 25MHz */
> - IOMUX_PADS(PAD_GPIO_16__ENET_REF_CLK | MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TX_CTL__RGMII_TX_CTL |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - /* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
> - IOMUX_PADS(PAD_ENET_REF_CLK__ENET_TX_CLK |
> MUX_PAD_CTRL(ENET_PAD_CTRL_CLK)),
> - IOMUX_PADS(PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD)),
> - IOMUX_PADS(PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD)),
> - IOMUX_PADS(PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RX_CTL__RGMII_RX_CTL |
> MUX_PAD_CTRL(ENET_PAD_CTRL_PD)),
> - IOMUX_PADS(PAD_ENET_RXD0__GPIO1_IO27 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD)),
> - IOMUX_PADS(PAD_ENET_RXD1__GPIO1_IO26 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD)),
> -};
> -
> -static void setup_iomux_enet(void)
> -{
> - SETUP_IOMUX_PADS(enet_pads);
> -
> - gpio_direction_output(ETH_PHY_RESET, 0);
> - mdelay(10);
> - gpio_set_value(ETH_PHY_RESET, 1);
> - udelay(100);
> -}
> -
> -int board_phy_config(struct phy_device *phydev)
> -{
> - if (phydev->drv->config)
> - phydev->drv->config(phydev);
> -
> - return 0;
> -}
> -
> -/* On Cuboxi Ethernet PHY can be located at addresses 0x0 or 0x4 */
> -#define ETH_PHY_MASK ((1 << 0x0) | (1 << 0x4))
> -
> -int board_eth_init(bd_t *bis)
> -{
> - struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
> - struct mii_dev *bus;
> - struct phy_device *phydev;
> -
> - int ret = enable_fec_anatop_clock(0, ENET_25MHZ);
> - if (ret)
> - return ret;
> -
> - /* set gpr1[ENET_CLK_SEL] */
> - setbits_le32(&iomuxc_regs->gpr[1], IOMUXC_GPR1_ENET_CLK_SEL_MASK);
> -
> - setup_iomux_enet();
> -
> - bus = fec_get_miibus(IMX_FEC_BASE, -1);
> - if (!bus)
> - return -EINVAL;
> -
> - phydev = phy_find_by_mask(bus, ETH_PHY_MASK, PHY_INTERFACE_MODE_RGMII);
> - if (!phydev) {
> - ret = -EINVAL;
> - goto free_bus;
> - }
> -
> - debug("using phy at address %d\n", phydev->addr);
> - ret = fec_probe(bis, -1, IMX_FEC_BASE, bus, phydev);
> - if (ret)
> - goto free_phydev;
> -
> - return 0;
> -
> -free_phydev:
> - free(phydev);
> -free_bus:
> - free(bus);
> - return ret;
> -}
> -
> -#ifdef CONFIG_VIDEO_IPUV3
> -static void do_enable_hdmi(struct display_info_t const *dev)
> -{
> - imx_enable_hdmi_phy();
> -}
> -
> -struct display_info_t const displays[] = {
> - {
> - .bus = -1,
> - .addr = 0,
> - .pixfmt = IPU_PIX_FMT_RGB24,
> - .detect = detect_hdmi,
> - .enable = do_enable_hdmi,
> - .mode = {
> - .name = "HDMI",
> - /* 1024x768@60Hz (VESA)*/
> - .refresh = 60,
> - .xres = 1024,
> - .yres = 768,
> - .pixclock = 15384,
> - .left_margin = 160,
> - .right_margin = 24,
> - .upper_margin = 29,
> - .lower_margin = 3,
> - .hsync_len = 136,
> - .vsync_len = 6,
> - .sync = FB_SYNC_EXT,
> - .vmode = FB_VMODE_NONINTERLACED
> - }
> - }
> -};
> -
> -size_t display_count = ARRAY_SIZE(displays);
> -
> -static int setup_display(void)
> -{
> - struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
> - int reg;
> - int timeout = 100000;
> -
> - enable_ipu_clock();
> - imx_setup_hdmi();
> -
> - /* set video pll to 455MHz (24MHz * (37+11/12) / 2) */
> - setbits_le32(&ccm->analog_pll_video, BM_ANADIG_PLL_VIDEO_POWERDOWN);
> -
> - reg = readl(&ccm->analog_pll_video);
> - reg &= ~BM_ANADIG_PLL_VIDEO_DIV_SELECT;
> - reg |= BF_ANADIG_PLL_VIDEO_DIV_SELECT(37);
> - reg &= ~BM_ANADIG_PLL_VIDEO_POST_DIV_SELECT;
> - reg |= BF_ANADIG_PLL_VIDEO_POST_DIV_SELECT(1);
> - writel(reg, &ccm->analog_pll_video);
> -
> - writel(BF_ANADIG_PLL_VIDEO_NUM_A(11), &ccm->analog_pll_video_num);
> - writel(BF_ANADIG_PLL_VIDEO_DENOM_B(12), &ccm->analog_pll_video_denom);
> -
> - reg &= ~BM_ANADIG_PLL_VIDEO_POWERDOWN;
> - writel(reg, &ccm->analog_pll_video);
> -
> - while (timeout--)
> - if (readl(&ccm->analog_pll_video) & BM_ANADIG_PLL_VIDEO_LOCK)
> - break;
> - if (timeout < 0) {
> - printf("Warning: video pll lock timeout!\n");
> - return -ETIMEDOUT;
> - }
> -
> - reg = readl(&ccm->analog_pll_video);
> - reg |= BM_ANADIG_PLL_VIDEO_ENABLE;
> - reg &= ~BM_ANADIG_PLL_VIDEO_BYPASS;
> - writel(reg, &ccm->analog_pll_video);
> -
> - /* gate ipu1_di0_clk */
> - clrbits_le32(&ccm->CCGR3, MXC_CCM_CCGR3_LDB_DI0_MASK);
> -
> - /* select video_pll clock / 7 for ipu1_di0_clk -> 65MHz pixclock */
> - reg = readl(&ccm->chsccdr);
> - reg &= ~(MXC_CCM_CHSCCDR_IPU1_DI0_PRE_CLK_SEL_MASK |
> - MXC_CCM_CHSCCDR_IPU1_DI0_PODF_MASK |
> - MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_MASK);
> - reg |= (2 << MXC_CCM_CHSCCDR_IPU1_DI0_PRE_CLK_SEL_OFFSET) |
> - (6 << MXC_CCM_CHSCCDR_IPU1_DI0_PODF_OFFSET) |
> - (0 << MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
> - writel(reg, &ccm->chsccdr);
> -
> - /* enable ipu1_di0_clk */
> - setbits_le32(&ccm->CCGR3, MXC_CCM_CCGR3_LDB_DI0_MASK);
> -
> - return 0;
> -}
> -#endif /* CONFIG_VIDEO_IPUV3 */
> -
> -#ifdef CONFIG_USB_EHCI_MX6
> -static void setup_usb(void)
> -{
> - SETUP_IOMUX_PADS(usb_pads);
> -}
> -
> -int board_ehci_hcd_init(int port)
> -{
> - if (port == 1)
> - gpio_direction_output(USB_H1_VBUS, 1);
> -
> - return 0;
> -}
> -#endif
> -
> -int board_early_init_f(void)
> -{
> - setup_iomux_uart();
> -
> -#ifdef CONFIG_CMD_SATA
> - setup_sata();
> -#endif
> -
> -#ifdef CONFIG_USB_EHCI_MX6
> - setup_usb();
> -#endif
> - return 0;
> -}
> -
> -int board_init(void)
> -{
> - int ret = 0;
> -
> - /* address of boot parameters */
> - gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
> -
> -#ifdef CONFIG_VIDEO_IPUV3
> - ret = setup_display();
> -#endif
> -
> - return ret;
> -}
> -
> -static enum board_type board_type(void)
> -{
> - int val1, val2, val3;
> -
> - SETUP_IOMUX_PADS(board_detect);
> -
> - /*
> - * Machine selection -
> - * Machine val1, val2, val3
> - * ----------------------------
> - * HB2 x x 0
> - * HB rev 3.x x 0 x
> - * CBi 0 1 x
> - * HB 1 1 x
> - */
> -
> - gpio_direction_input(IMX_GPIO_NR(2, 8));
> - val3 = gpio_get_value(IMX_GPIO_NR(2, 8));
> -
> - if (val3 == 0)
> - return HUMMINGBOARD2;
> -
> - gpio_direction_input(IMX_GPIO_NR(3, 4));
> - val2 = gpio_get_value(IMX_GPIO_NR(3, 4));
> -
> - if (val2 == 0)
> - return HUMMINGBOARD;
> -
> - gpio_direction_input(IMX_GPIO_NR(4, 9));
> - val1 = gpio_get_value(IMX_GPIO_NR(4, 9));
> -
> - if (val1 == 0) {
> - return CUBOXI;
> - } else {
> - return HUMMINGBOARD;
> - }
> -}
> -
> -static bool is_rev_15_som(void)
> -{
> - int val1, val2;
> - SETUP_IOMUX_PADS(som_rev_detect);
> -
> - val1 = gpio_get_value(IMX_GPIO_NR(6, 0));
> - val2 = gpio_get_value(IMX_GPIO_NR(6, 4));
> -
> - if (val1 == 1 && val2 == 0)
> - return true;
> -
> - return false;
> -}
> -
> -static bool has_emmc(void)
> -{
> - struct mmc *mmc;
> - mmc = find_mmc_device(1);
> - if (!mmc)
> - return 0;
> - return (mmc_get_op_cond(mmc) < 0) ? 0 : 1;
> -}
> -
> -int checkboard(void)
> -{
> - switch (board_type()) {
> - case CUBOXI:
> - puts("Board: MX6 Cubox-i");
> - break;
> - case HUMMINGBOARD:
> - puts("Board: MX6 HummingBoard");
> - break;
> - case HUMMINGBOARD2:
> - puts("Board: MX6 HummingBoard2");
> - break;
> - case UNKNOWN:
> - default:
> - puts("Board: Unknown\n");
> - goto out;
> - }
> -
> - if (is_rev_15_som())
> - puts(" (som rev 1.5)\n");
> - else
> - puts("\n");
> -
> -out:
> - return 0;
> -}
> -
> -int board_late_init(void)
> -{
> -#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> - switch (board_type()) {
> - case CUBOXI:
> - env_set("board_name", "CUBOXI");
> - break;
> - case HUMMINGBOARD:
> - env_set("board_name", "HUMMINGBOARD");
> - break;
> - case HUMMINGBOARD2:
> - env_set("board_name", "HUMMINGBOARD2");
> - break;
> - case UNKNOWN:
> - default:
> - env_set("board_name", "CUBOXI");
> - }
> -
> - if (is_mx6dq())
> - env_set("board_rev", "MX6Q");
> - else
> - env_set("board_rev", "MX6DL");
> -
> - if (is_rev_15_som())
> - env_set("som_rev", "V15");
> -
> - if (has_emmc())
> - env_set("has_emmc", "yes");
> -
> -#endif
> -
> - return 0;
> -}
> -
> -#ifdef CONFIG_SPL_BUILD
> -#include <asm/arch/mx6-ddr.h>
> -static const struct mx6dq_iomux_ddr_regs mx6q_ddr_ioregs = {
> - .dram_sdclk_0 = 0x00020030,
> - .dram_sdclk_1 = 0x00020030,
> - .dram_cas = 0x00020030,
> - .dram_ras = 0x00020030,
> - .dram_reset = 0x000c0030,
> - .dram_sdcke0 = 0x00003000,
> - .dram_sdcke1 = 0x00003000,
> - .dram_sdba2 = 0x00000000,
> - .dram_sdodt0 = 0x00003030,
> - .dram_sdodt1 = 0x00003030,
> - .dram_sdqs0 = 0x00000030,
> - .dram_sdqs1 = 0x00000030,
> - .dram_sdqs2 = 0x00000030,
> - .dram_sdqs3 = 0x00000030,
> - .dram_sdqs4 = 0x00000030,
> - .dram_sdqs5 = 0x00000030,
> - .dram_sdqs6 = 0x00000030,
> - .dram_sdqs7 = 0x00000030,
> - .dram_dqm0 = 0x00020030,
> - .dram_dqm1 = 0x00020030,
> - .dram_dqm2 = 0x00020030,
> - .dram_dqm3 = 0x00020030,
> - .dram_dqm4 = 0x00020030,
> - .dram_dqm5 = 0x00020030,
> - .dram_dqm6 = 0x00020030,
> - .dram_dqm7 = 0x00020030,
> -};
> -
> -static const struct mx6sdl_iomux_ddr_regs mx6dl_ddr_ioregs = {
> - .dram_sdclk_0 = 0x00000028,
> - .dram_sdclk_1 = 0x00000028,
> - .dram_cas = 0x00000028,
> - .dram_ras = 0x00000028,
> - .dram_reset = 0x000c0028,
> - .dram_sdcke0 = 0x00003000,
> - .dram_sdcke1 = 0x00003000,
> - .dram_sdba2 = 0x00000000,
> - .dram_sdodt0 = 0x00003030,
> - .dram_sdodt1 = 0x00003030,
> - .dram_sdqs0 = 0x00000028,
> - .dram_sdqs1 = 0x00000028,
> - .dram_sdqs2 = 0x00000028,
> - .dram_sdqs3 = 0x00000028,
> - .dram_sdqs4 = 0x00000028,
> - .dram_sdqs5 = 0x00000028,
> - .dram_sdqs6 = 0x00000028,
> - .dram_sdqs7 = 0x00000028,
> - .dram_dqm0 = 0x00000028,
> - .dram_dqm1 = 0x00000028,
> - .dram_dqm2 = 0x00000028,
> - .dram_dqm3 = 0x00000028,
> - .dram_dqm4 = 0x00000028,
> - .dram_dqm5 = 0x00000028,
> - .dram_dqm6 = 0x00000028,
> - .dram_dqm7 = 0x00000028,
> -};
> -
> -static const struct mx6dq_iomux_grp_regs mx6q_grp_ioregs = {
> - .grp_ddr_type = 0x000C0000,
> - .grp_ddrmode_ctl = 0x00020000,
> - .grp_ddrpke = 0x00000000,
> - .grp_addds = 0x00000030,
> - .grp_ctlds = 0x00000030,
> - .grp_ddrmode = 0x00020000,
> - .grp_b0ds = 0x00000030,
> - .grp_b1ds = 0x00000030,
> - .grp_b2ds = 0x00000030,
> - .grp_b3ds = 0x00000030,
> - .grp_b4ds = 0x00000030,
> - .grp_b5ds = 0x00000030,
> - .grp_b6ds = 0x00000030,
> - .grp_b7ds = 0x00000030,
> -};
> -
> -static const struct mx6sdl_iomux_grp_regs mx6sdl_grp_ioregs = {
> - .grp_ddr_type = 0x000c0000,
> - .grp_ddrmode_ctl = 0x00020000,
> - .grp_ddrpke = 0x00000000,
> - .grp_addds = 0x00000028,
> - .grp_ctlds = 0x00000028,
> - .grp_ddrmode = 0x00020000,
> - .grp_b0ds = 0x00000028,
> - .grp_b1ds = 0x00000028,
> - .grp_b2ds = 0x00000028,
> - .grp_b3ds = 0x00000028,
> - .grp_b4ds = 0x00000028,
> - .grp_b5ds = 0x00000028,
> - .grp_b6ds = 0x00000028,
> - .grp_b7ds = 0x00000028,
> -};
> -
> -/* microSOM with Dual processor and 1GB memory */
> -static const struct mx6_mmdc_calibration mx6q_1g_mmcd_calib = {
> - .p0_mpwldectrl0 = 0x00000000,
> - .p0_mpwldectrl1 = 0x00000000,
> - .p1_mpwldectrl0 = 0x00000000,
> - .p1_mpwldectrl1 = 0x00000000,
> - .p0_mpdgctrl0 = 0x0314031c,
> - .p0_mpdgctrl1 = 0x023e0304,
> - .p1_mpdgctrl0 = 0x03240330,
> - .p1_mpdgctrl1 = 0x03180260,
> - .p0_mprddlctl = 0x3630323c,
> - .p1_mprddlctl = 0x3436283a,
> - .p0_mpwrdlctl = 0x36344038,
> - .p1_mpwrdlctl = 0x422a423c,
> -};
> -
> -/* microSOM with Quad processor and 2GB memory */
> -static const struct mx6_mmdc_calibration mx6q_2g_mmcd_calib = {
> - .p0_mpwldectrl0 = 0x00000000,
> - .p0_mpwldectrl1 = 0x00000000,
> - .p1_mpwldectrl0 = 0x00000000,
> - .p1_mpwldectrl1 = 0x00000000,
> - .p0_mpdgctrl0 = 0x0314031c,
> - .p0_mpdgctrl1 = 0x023e0304,
> - .p1_mpdgctrl0 = 0x03240330,
> - .p1_mpdgctrl1 = 0x03180260,
> - .p0_mprddlctl = 0x3630323c,
> - .p1_mprddlctl = 0x3436283a,
> - .p0_mpwrdlctl = 0x36344038,
> - .p1_mpwrdlctl = 0x422a423c,
> -};
> -
> -/* microSOM with Solo processor and 512MB memory */
> -static const struct mx6_mmdc_calibration mx6dl_512m_mmcd_calib = {
> - .p0_mpwldectrl0 = 0x0045004D,
> - .p0_mpwldectrl1 = 0x003A0047,
> - .p0_mpdgctrl0 = 0x023C0224,
> - .p0_mpdgctrl1 = 0x02000220,
> - .p0_mprddlctl = 0x44444846,
> - .p0_mpwrdlctl = 0x32343032,
> -};
> -
> -/* microSOM with Dual lite processor and 1GB memory */
> -static const struct mx6_mmdc_calibration mx6dl_1g_mmcd_calib = {
> - .p0_mpwldectrl0 = 0x0045004D,
> - .p0_mpwldectrl1 = 0x003A0047,
> - .p1_mpwldectrl0 = 0x001F001F,
> - .p1_mpwldectrl1 = 0x00210035,
> - .p0_mpdgctrl0 = 0x023C0224,
> - .p0_mpdgctrl1 = 0x02000220,
> - .p1_mpdgctrl0 = 0x02200220,
> - .p1_mpdgctrl1 = 0x02040208,
> - .p0_mprddlctl = 0x44444846,
> - .p1_mprddlctl = 0x4042463C,
> - .p0_mpwrdlctl = 0x32343032,
> - .p1_mpwrdlctl = 0x36363430,
> -};
> -
> -static struct mx6_ddr3_cfg mem_ddr_2g = {
> - .mem_speed = 1600,
> - .density = 2,
> - .width = 16,
> - .banks = 8,
> - .rowaddr = 14,
> - .coladdr = 10,
> - .pagesz = 2,
> - .trcd = 1375,
> - .trcmin = 4875,
> - .trasmin = 3500,
> -};
> -
> -static struct mx6_ddr3_cfg mem_ddr_4g = {
> - .mem_speed = 1600,
> - .density = 4,
> - .width = 16,
> - .banks = 8,
> - .rowaddr = 16,
> - .coladdr = 10,
> - .pagesz = 2,
> - .trcd = 1375,
> - .trcmin = 4875,
> - .trasmin = 3500,
> -};
> -
> -static void ccgr_init(void)
> -{
> - struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
> -
> - writel(0x00C03F3F, &ccm->CCGR0);
> - writel(0x0030FC03, &ccm->CCGR1);
> - writel(0x0FFFC000, &ccm->CCGR2);
> - writel(0x3FF00000, &ccm->CCGR3);
> - writel(0x00FFF300, &ccm->CCGR4);
> - writel(0x0F0000C3, &ccm->CCGR5);
> - writel(0x000003FF, &ccm->CCGR6);
> -}
> -
> -static void spl_dram_init(int width)
> -{
> - struct mx6_ddr_sysinfo sysinfo = {
> - /* width of data bus: 0=16, 1=32, 2=64 */
> - .dsize = width / 32,
> - /* config for full 4GB range so that get_mem_size() works */
> - .cs_density = 32, /* 32Gb per CS */
> - .ncs = 1, /* single chip select */
> - .cs1_mirror = 0,
> - .rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */
> - .rtt_nom = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Nom = RZQ/4 */
> - .walat = 1, /* Write additional latency */
> - .ralat = 5, /* Read additional latency */
> - .mif3_mode = 3, /* Command prediction working mode */
> - .bi_on = 1, /* Bank interleaving enabled */
> - .sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
> - .rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
> - .ddr_type = DDR_TYPE_DDR3,
> - .refsel = 1, /* Refresh cycles at 32KHz */
> - .refr = 7, /* 8 refresh commands per refresh cycle */
> - };
> -
> - if (is_mx6dq())
> - mx6dq_dram_iocfg(width, &mx6q_ddr_ioregs, &mx6q_grp_ioregs);
> - else
> - mx6sdl_dram_iocfg(width, &mx6dl_ddr_ioregs, &mx6sdl_grp_ioregs);
> -
> - if (is_cpu_type(MXC_CPU_MX6D))
> - mx6_dram_cfg(&sysinfo, &mx6q_1g_mmcd_calib, &mem_ddr_2g);
> - else if (is_cpu_type(MXC_CPU_MX6Q))
> - mx6_dram_cfg(&sysinfo, &mx6q_2g_mmcd_calib, &mem_ddr_4g);
> - else if (is_cpu_type(MXC_CPU_MX6DL))
> - mx6_dram_cfg(&sysinfo, &mx6dl_1g_mmcd_calib, &mem_ddr_2g);
> - else if (is_cpu_type(MXC_CPU_MX6SOLO))
> - mx6_dram_cfg(&sysinfo, &mx6dl_512m_mmcd_calib, &mem_ddr_2g);
> -}
> -
> -void board_init_f(ulong dummy)
> -{
> - /* setup AIPS and disable watchdog */
> - arch_cpu_init();
> -
> - ccgr_init();
> - gpr_init();
> -
> - /* iomux and setup of i2c */
> - board_early_init_f();
> -
> - /* setup GP timer */
> - timer_init();
> -
> - /* UART clocks enabled and gd valid - init serial console */
> - preloader_console_init();
> -
> - /* DDR initialization */
> - if (is_cpu_type(MXC_CPU_MX6SOLO))
> - spl_dram_init(32);
> - else
> - spl_dram_init(64);
> -
> - /* Clear the BSS. */
> - memset(__bss_start, 0, __bss_end - __bss_start);
> -
> - /* load/boot image from boot device */
> - board_init_r(NULL, 0);
> -}
> -#endif
> diff --git a/configs/mx6cuboxi_defconfig b/configs/mx6cuboxi_defconfig
> deleted file mode 100644
> index 6e73a9752c3..00000000000
> --- a/configs/mx6cuboxi_defconfig
> +++ /dev/null
> @@ -1,43 +0,0 @@
> -CONFIG_ARM=y
> -CONFIG_ARCH_MX6=y
> -CONFIG_SYS_TEXT_BASE=0x17800000
> -CONFIG_SPL_GPIO_SUPPORT=y
> -CONFIG_SPL_LIBCOMMON_SUPPORT=y
> -CONFIG_SPL_LIBGENERIC_SUPPORT=y
> -CONFIG_TARGET_MX6CUBOXI=y
> -CONFIG_SPL_MMC_SUPPORT=y
> -CONFIG_SPL_SERIAL_SUPPORT=y
> -CONFIG_SPL=y
> -CONFIG_SPL_LIBDISK_SUPPORT=y
> -# CONFIG_CMD_BMODE is not set
> -CONFIG_CMD_HDMIDETECT=y
> -CONFIG_DISTRO_DEFAULTS=y
> -CONFIG_NR_DRAM_BANKS=1
> -CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/spl_sd.cfg"
> -CONFIG_BOOTCOMMAND="run findfdt; run finduuid; run distro_bootcmd"
> -CONFIG_BOARD_EARLY_INIT_F=y
> -CONFIG_SPL_EXT_SUPPORT=y
> -CONFIG_SPL_I2C_SUPPORT=y
> -CONFIG_SPL_WATCHDOG_SUPPORT=y
> -# CONFIG_CMD_FLASH is not set
> -CONFIG_CMD_GPIO=y
> -CONFIG_CMD_MMC=y
> -CONFIG_CMD_SATA=y
> -CONFIG_CMD_USB=y
> -CONFIG_CMD_CACHE=y
> -CONFIG_CMD_EXT4_WRITE=y
> -# CONFIG_SPL_PARTITION_UUIDS is not set
> -CONFIG_ENV_IS_IN_MMC=y
> -CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
> -CONFIG_DM=y
> -CONFIG_DWC_AHSATA=y
> -CONFIG_FSL_ESDHC=y
> -CONFIG_PHYLIB=y
> -CONFIG_MII=y
> -CONFIG_DM_THERMAL=y
> -CONFIG_USB=y
> -CONFIG_USB_STORAGE=y
> -CONFIG_USB_KEYBOARD=y
> -CONFIG_VIDEO=y
> -# CONFIG_VIDEO_SW_CURSOR is not set
> -CONFIG_OF_LIBFDT=y
> diff --git a/include/configs/mx6cuboxi.h b/include/configs/mx6cuboxi.h
> deleted file mode 100644
> index a62e14f7c61..00000000000
> --- a/include/configs/mx6cuboxi.h
> +++ /dev/null
> @@ -1,149 +0,0 @@
> -/* SPDX-License-Identifier: GPL-2.0+ */
> -/*
> - * Copyright (C) 2015 Freescale Semiconductor, Inc.
> - *
> - * Configuration settings for the SolidRun mx6 based boards
> - */
> -#ifndef __MX6CUBOXI_CONFIG_H
> -#define __MX6CUBOXI_CONFIG_H
> -
> -#include "mx6_common.h"
> -
> -#include "imx6_spl.h"
> -
> -#define CONFIG_IMX_THERMAL
> -
> -#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
> -#define CONFIG_MXC_UART
> -
> -/* MMC Configs */
> -#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
> -
> -/* SATA Configuration */
> -#ifdef CONFIG_CMD_SATA
> -#define CONFIG_SYS_SATA_MAX_DEVICE 1
> -#define CONFIG_DWC_AHSATA_PORT_ID 0
> -#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
> -#define CONFIG_LBA48
> -#endif
> -
> -/* Ethernet Configuration */
> -#define CONFIG_FEC_MXC
> -#define IMX_FEC_BASE ENET_BASE_ADDR
> -#define CONFIG_FEC_XCV_TYPE RGMII
> -#define CONFIG_FEC_MXC_PHYADDR 0
> -#define CONFIG_PHY_ATHEROS
> -
> -/* Framebuffer */
> -#define CONFIG_VIDEO_IPUV3
> -#define CONFIG_VIDEO_BMP_RLE8
> -#define CONFIG_SPLASH_SCREEN
> -#define CONFIG_SPLASH_SCREEN_ALIGN
> -#define CONFIG_BMP_16BPP
> -#define CONFIG_VIDEO_LOGO
> -#define CONFIG_VIDEO_BMP_LOGO
> -#define CONFIG_IMX_HDMI
> -#define CONFIG_IMX_VIDEO_SKIP
> -
> -/* USB */
> -#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
> -#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
> -#define CONFIG_MXC_USB_FLAGS 0
> -#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
> -#define CONFIG_PREBOOT \
> - "if hdmidet; then " \
> - "usb start; " \
> - "setenv stdin serial,usbkbd; "\
> - "setenv stdout serial,vga; " \
> - "setenv stderr serial,vga; " \
> - "else " \
> - "setenv stdin serial; " \
> - "setenv stdout serial; " \
> - "setenv stderr serial; " \
> - "fi;"
> -
> -/* Command definition */
> -
> -#define CONFIG_MXC_UART_BASE UART1_BASE
> -#define CONSOLE_DEV "ttymxc0"
> -#define CONFIG_SYS_MMC_ENV_DEV 0 /* SDHC2 */
> -
> -#ifndef CONFIG_SPL_BUILD
> -#define CONFIG_EXTRA_ENV_SETTINGS \
> - "som_rev=undefined\0" \
> - "has_emmc=undefined\0" \
> - "fdtfile=undefined\0" \
> - "fdt_addr_r=0x18000000\0" \
> - "fdt_addr=0x18000000\0" \
> - "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
> - "pxefile_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
> - "scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \
> - "ramdisk_addr_r=0x13000000\0" \
> - "ramdiskaddr=0x13000000\0" \
> - "initrd_high=0xffffffff\0" \
> - "fdt_high=0xffffffff\0" \
> - "ip_dyn=yes\0" \
> - "console=" CONSOLE_DEV ",115200\0" \
> - "bootm_size=0x10000000\0" \
> - "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \
> - "finduuid=part uuid mmc 0:1 uuid\0" \
> - "update_sd_firmware=" \
> - "if test ${ip_dyn} = yes; then " \
> - "setenv get_cmd dhcp; " \
> - "else " \
> - "setenv get_cmd tftp; " \
> - "fi; " \
> - "if mmc dev ${mmcdev}; then " \
> - "if ${get_cmd} ${update_sd_firmware_filename}; then " \
> - "setexpr fw_sz ${filesize} / 0x200; " \
> - "setexpr fw_sz ${fw_sz} + 1; " \
> - "mmc write ${loadaddr} 0x2 ${fw_sz}; " \
> - "fi; " \
> - "fi\0" \
> - "findfdt="\
> - "if test ${board_rev} = MX6Q; then " \
> - "setenv fdtprefix imx6q; fi; " \
> - "if test ${board_rev} = MX6DL; then " \
> - "setenv fdtprefix imx6dl; fi; " \
> - "if test ${som_rev} = V15; then " \
> - "setenv fdtsuffix -som-v15; fi; " \
> - "if test ${has_emmc} = yes; then " \
> - "setenv emmcsuffix -emmc; fi; " \
> - "if test ${board_name} = HUMMINGBOARD2 ; then " \
> - "setenv fdtfile
> ${fdtprefix}-hummingboard2${emmcsuffix}${fdtsuffix}.dtb; fi; " \
> - "if test ${board_name} = HUMMINGBOARD ; then " \
> - "setenv fdtfile
> ${fdtprefix}-hummingboard${emmcsuffix}${fdtsuffix}.dtb; fi; " \
> - "if test ${board_name} = CUBOXI ; then " \
> - "setenv fdtfile
> ${fdtprefix}-cubox-i${emmcsuffix}${fdtsuffix}.dtb; fi; " \
> - "if test ${fdtfile} = undefined; then " \
> - "echo WARNING: Could not determine dtb to use; fi; \0" \
> - BOOTENV
> -
> -#define BOOT_TARGET_DEVICES(func) \
> - func(MMC, mmc, 0) \
> - func(SATA, sata, 0) \
> - func(USB, usb, 0) \
> - func(PXE, pxe, na) \
> - func(DHCP, dhcp, na)
> -
> -#include <config_distro_bootcmd.h>
> -
> -#else
> -#define CONFIG_EXTRA_ENV_SETTINGS
> -#endif /* CONFIG_SPL_BUILD */
> -
> -/* Physical Memory Map */
> -#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
> -#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
> -#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
> -
> -#define CONFIG_SYS_INIT_SP_OFFSET \
> - (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
> -#define CONFIG_SYS_INIT_SP_ADDR \
> - (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
> -
> -/* Environment organization */
> -#define CONFIG_ENV_SIZE (8 * 1024)
> -#define CONFIG_ENV_OFFSET (SZ_1M - CONFIG_ENV_SIZE)
> -
> -#endif /* __MX6CUBOXI_CONFIG_H */
> --
> 2.19.1.1215.g8438c0b245-goog
>
> _______________________________________________
> U-Boot mailing list
> U-Boot@lists.denx.de
> https://lists.denx.de/listinfo/u-boot
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
