On 5/12/25 8:42 PM, Cody Eksal wrote:
> On 2025/05/10 10:09 pm, Andre Przywara wrote:
>> From: Cody Eksal
>>
>> This adds preliminary support for the DRAM controller in the Allwinner
>> A100/A133 SoCs.
>> This is work in progress, and has rough edges, but works on at least
>> three different board
On 2025/05/10 10:09 pm, Andre Przywara wrote:
From: Cody Eksal
This adds preliminary support for the DRAM controller in the Allwinner
A100/A133 SoCs.
This is work in progress, and has rough edges, but works on at least
three different boards. It contains support for DDR4 and LPDDR4.
[Andre: fo
On Mon, 12 May 2025 11:21:33 +0200
Quentin Schulz wrote:
> Hi Andre,
>
> On 5/11/25 3:09 AM, Andre Przywara wrote:
> > From: Cody Eksal
> >
> > This adds preliminary support for the DRAM controller in the Allwinner
> > A100/A133 SoCs.
> > This is work in progress, and has rough edges, but work
Hi Andre,
On 5/11/25 3:09 AM, Andre Przywara wrote:
From: Cody Eksal
This adds preliminary support for the DRAM controller in the Allwinner
A100/A133 SoCs.
This is work in progress, and has rough edges, but works on at least
three different boards. It contains support for DDR4 and LPDDR4.
[An
On Sun, 11 May 2025 02:09:58 +0100
Andre Przywara wrote:
> From: Cody Eksal
>
> This adds preliminary support for the DRAM controller in the Allwinner
> A100/A133 SoCs.
> This is work in progress, and has rough edges, but works on at least
> three different boards. It contains support for DDR4
From: Cody Eksal
This adds preliminary support for the DRAM controller in the Allwinner
A100/A133 SoCs.
This is work in progress, and has rough edges, but works on at least
three different boards. It contains support for DDR4 and LPDDR4.
[Andre: formatting fixes, adapt to mainline, drop unused p
6 matches
Mail list logo