On Rab, 2017-08-09 at 10:20 +0200, Marek Vasut wrote:
> On 08/09/2017 07:07 AM, Chee, Tien Fong wrote:
> >
> > On Sel, 2017-08-08 at 11:29 +0200, Marek Vasut wrote:
> > >
> > > On 08/08/2017 11:12 AM, tien.fong.c...@intel.com wrote:
> > > >
> > > >
> > > > From: Tien Fong Chee
> > > >
> > > >
On Rab, 2017-08-09 at 10:29 +0200, Marek Vasut wrote:
> On 08/09/2017 06:50 AM, Chee, Tien Fong wrote:
> [...]
>
> >
> > >
> > > >
> > > > >
> > > > > If this is for some FPGA loading, can this functionality be
> > > > > scripted
> > > > > instead?
> > > > >
> > > > Sorry, i'm not getting you
On Sun, Aug 06, 2017 at 03:06:17PM -0400, Rob Clark wrote:
> On Sun, Aug 6, 2017 at 2:54 PM, Mark Kettenis wrote:
> >> From: Rob Clark
> >> Date: Sun, 6 Aug 2017 12:10:28 -0400
> >>
> >> Signed-off-by: Rob Clark
> >> ---
> >> Kinda works, but since we don't have an 'exit' command like grub, we
Traditional KS2 devices supported NAND via the AEMIF peripheral. However,
66AK2G doesn't use the AEMIF but rather the GPMC for NAND. Therefore,
clarify some statements to indicate only certain devices have AEMIF and
in other places just say NAND instead of AEMIF NAND
Signed-off-by: Franklin S Coop
On Wed, Aug 09, 2017 at 07:14:31PM -0400, Rob Clark wrote:
> UEFI expects strings to be UTF-16. So add an option so that when
> EFI_LOADER is enabled, we can use the expected unicode string size.
>
> Signed-off-by: Rob Clark
So, I kludged this to just globally pass -fshort-wchar and I see no s
Hi Tom
Yes, Nds32 has a newer toolchain gcc 4.9 available now.
Rick
-Original Message-
From: Tom Rini [mailto:tr...@konsulko.com]
Sent: Wednesday, August 09, 2017 7:27 PM
To: Rob Clark; Rick Jian-Zhi Chen(陳建志)
Cc: Alexander Graf; Heinrich Schuchardt; U-Boot Mailing List; Peter Jones;
Si
On 08/04/2017 03:47 PM, Nobuhiro Iwamatsu wrote:
> FDT_ERROR is defined as unsigned long. However, since the return value of
> fdt_offset() is int, a warning will occur when compiling. Also, it is better
> to use -EINVAL than FDT_ERROR.
> This fixes this problem by change return value from FDT_ER
On Thu, Aug 10, 2017 at 09:49:42AM +0800, Bin Meng wrote:
> Hi Tom,
>
> On Thu, Aug 10, 2017 at 9:31 AM, Tom Rini wrote:
> > On Thu, Aug 10, 2017 at 06:40:57AM +0800, Bin Meng wrote:
> >> Hi Tom,
> >>
> >> On Thu, Aug 3, 2017 at 5:30 PM, Bin Meng wrote:
> >> > This series adds NVM Express driver
Hi Tom,
On Thu, Aug 10, 2017 at 9:31 AM, Tom Rini wrote:
> On Thu, Aug 10, 2017 at 06:40:57AM +0800, Bin Meng wrote:
>> Hi Tom,
>>
>> On Thu, Aug 3, 2017 at 5:30 PM, Bin Meng wrote:
>> > This series adds NVM Express driver support to U-Boot.
>> >
>> > This series is based on previous RFC v2 patc
On Tue, Aug 08, 2017 at 03:37:03PM +0200, Philipp Tomsich wrote:
> Moving SPL_LDSCRIPT to Kconfig triggered an unfortunate attempt of
> command substitution, as the sourced auto.conf may include $(ARCH)
> which tries to execute a command 'ARCH'.
> This showed up as a warning similar to the followi
On Thu, Aug 03, 2017 at 02:31:02AM -0700, Bin Meng wrote:
> Maximum Data Transfer Size (MDTS) field indicates the maximum
> data transfer size between the host and the controller. The
> host should not submit a command that exceeds this transfer
> size. The value is in units of the minimum memory
On Fri, Aug 04, 2017 at 03:31:42PM -0400, Rob Clark wrote:
> This patchset fleshes out EFI_LOADER enough to support booting an
> upstream \EFI\BOOT\bootaa64.efi (which then loads fallback.efi and
> then eventually the per-distro shim.efi which loads the per-distro
> grubaa64.efi) without resorting
On Thu, Aug 03, 2017 at 02:31:01AM -0700, Bin Meng wrote:
> From: Jon Nettleton
>
> NVMe should use the nsze value from the queried device. This will
> reflect the total number of blocks of the device and fix detecting
> my Samsung 960 EVO 256GB.
>
> Original:
> Capacity: 40386.6 MB = 39.4 GB (
On Thu, Aug 10, 2017 at 06:40:57AM +0800, Bin Meng wrote:
> Hi Tom,
>
> On Thu, Aug 3, 2017 at 5:30 PM, Bin Meng wrote:
> > This series adds NVM Express driver support to U-Boot.
> >
> > This series is based on previous RFC v2 patchset [1][2] done by
> > Zhikang Zhang and Wenbin Song, as well as
On Thu, Aug 03, 2017 at 02:31:00AM -0700, Bin Meng wrote:
> From: Jon Nettleton
>
> This adds support to detect the catchall PCI class for NVMe devices.
> It allows the drivers to work with most NVMe devices that don't need
> specific detection due to quirks etc.
>
> Tested against a Samsung 96
On Thu, Aug 03, 2017 at 02:31:03AM -0700, Bin Meng wrote:
> QEMU supports NVMe emulation. Enable the NVMe driver on QEMU x86.
>
> Signed-off-by: Bin Meng
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
___
U-Boot mailing
On Thu, Aug 03, 2017 at 02:30:58AM -0700, Bin Meng wrote:
> From: Zhikang Zhang
>
> This adds nvme_print_info() to show detailed NVMe controller and
> namespace information.
>
> Signed-off-by: Zhikang Zhang
> Signed-off-by: Wenbin Song
> Signed-off-by: Bin Meng
Reviewed-by: Tom Rini
--
T
On Thu, Aug 03, 2017 at 02:30:57AM -0700, Bin Meng wrote:
> From: Zhikang Zhang
>
> NVM Express (NVMe) is a register level interface that allows host
> software to communicate with a non-volatile memory subsystem. This
> interface is optimized for enterprise and client solid state drives,
> typi
On Thu, Aug 03, 2017 at 02:30:59AM -0700, Bin Meng wrote:
> From: Zhikang Zhang
>
> Add nvme commands in U-Boot command line.
>
> 1. "nvme scan" - scan NVMe blk devices
> 2. "nvme list" - show all available NVMe blk devices
> 3. "nvme info" - show current or a specific NVMe blk device
> 4. "nvm
On Thu, Aug 03, 2017 at 02:30:56AM -0700, Bin Meng wrote:
> From: Zhikang Zhang
>
> This adds a new uclass id and block interface type for NVMe.
>
> Signed-off-by: Zhikang Zhang
> Signed-off-by: Wenbin Song
> Signed-off-by: Bin Meng
> Signed-off-by: Jon Nettleton
Reviewed-by: Tom Rini
--
On Wed, Aug 09, 2017 at 03:13:02PM +0200, patrice.chot...@st.com wrote:
> From: Patrice Chotard
>
> A few years ago STM32F1 SoCs support has been added :
> 0144caf22ce6acd5c gpio: stm32: add stm32f1 support
> 2d18ef2364fd3561a ARMv7M: add STM32F1 support
>
> But neither STM32F1 dedicated defc
On Mon, Aug 07, 2017 at 04:16:26PM -0700, York Sun wrote:
> If CONFIG_SPL_OS_BOOT is enabled, boot OS if kernel image is found
> in FIT structure.
>
> Signed-off-by: York Sun
>
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
__
On Mon, Aug 07, 2017 at 04:16:24PM -0700, York Sun wrote:
> Add Kconfig option SPL_GZIP and SPL_ZLIB to enable gunzip support for
> SPL boot, eg. falcon boot compressed kernel image.
>
> Signed-off-by: York Sun
>
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
__
On Mon, Aug 07, 2017 at 04:16:23PM -0700, York Sun wrote:
> Fix warning "cast from pointer to integer of different size".
>
> Signed-off-by: York Sun
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
___
U-Boot mailing lis
On Mon, Aug 07, 2017 at 04:16:25PM -0700, York Sun wrote:
> SPL supports U-Boot image in FIT format which has data outside of
> FIT structure. This adds support for embedded data for normal FIT
> images.
>
> Signed-off-by: York Sun
>
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description:
On Mon, Aug 07, 2017 at 11:07:58PM -0500, Adam Ford wrote:
> I am trying to migrate ECC Scheme, SYS_NAND_ECCBYTES,
> SYS_NAND_ECCSIZE, and SYS_NAND_ECCSIZE to Kconfig with the changes
> I am attaching.
>
> I my ideal scenario, the selection of scheme would set
> CONFIG_NAND_OMAP_ECCSCHEME to what
Solves build issue:
Building current source for 134 boards (12 threads, 1 job per thread)
arm: + lsxhl
+examples/api/vsprintf.o: In function `string16':
+lib/vsprintf.c:278: undefined reference to `memcpy'
+examples/api/uuid.o: In function `uuid_bin_to_str':
+lib/uuid.c:197:
This works (roughly) the same way as linux's, but we currently always
print lower-case (ie. we just keep %pUB and %pUL for compat with linux),
mostly just because that is what uuid_bin_to_str() supports.
%pUb: 01020304-0506-0708-090a-0b0c0d0e0f10
%pUl: 04030201-0605-0807-090a-0b0c0d0e0f10
We'll eventually want these in a few places in efi_loader, and also
vsprintf.
Signed-off-by: Rob Clark
---
include/charset.h| 55 ++
lib/Makefile | 1 +
lib/charset.c| 81
lib/ef
This is convenient for efi_loader which deals a lot with UTF-16. Only
enabled with CC_SHORT_WCHAR, leaving room to add a UTF-32 version when
CC_SHORT_WCHAR is not enabled.
Signed-off-by: Rob Clark
---
examples/api/Makefile | 1 +
lib/vsprintf.c| 31 +--
2 fi
UEFI expects strings to be UTF-16. So add an option so that when
EFI_LOADER is enabled, we can use the expected unicode string size.
Signed-off-by: Rob Clark
---
Kconfig| 8
Makefile | 4
lib/efi_loader/Kconfig | 1 +
3 files changed, 13 insertions(+)
As requested, I've split this out of the larger EFI_LOADER patchset.
This adds two things that the later EFI_LOADER patchset depends on:
1) UUID/GUID support
2) %ls UTF string support, in particular UTF-16. In the UEFI API,
all strings are UTF-16
I had started converting this over to using c
Hi Tom,
On Thu, Aug 3, 2017 at 5:30 PM, Bin Meng wrote:
> This series adds NVM Express driver support to U-Boot.
>
> This series is based on previous RFC v2 patchset [1][2] done by
> Zhikang Zhang and Wenbin Song, as well as Jon Nettleton's fixes
> [3] on top of the RFC v1.
>
> The patches are or
Hi.
2017-08-07 23:05 GMT+09:00 Tom Rini :
> On Mon, Aug 07, 2017 at 10:48:12AM +0200, Dr. Philipp Tomsich wrote:
>> +Tom
>>
>> Ok, so the problem is 'scripts/setlocalversion’, which does the following:
>> > if test -e include/config/auto.conf; then
>> > . include/config/auto.conf
>> > els
On 08/09/2017 02:18 PM, Marcel Ziswiler wrote:
On Wed, 2017-08-09 at 12:51 -0600, Stephen Warren wrote:
On 08/09/2017 09:44 AM, Marcel Ziswiler wrote:
From: Marcel Ziswiler
Allow optionally bringing up the Apalis type specific 4 lane PCIe
port
as well as the PCIe switch as found on the Apalis
On 08/09/2017 02:12 PM, Marcel Ziswiler wrote:
From: Marcel Ziswiler
Introduce a weak tegra_pcie_board_port_reset() function by default
calling the existing tegra_pcie_port_reset() function. Additionally add
a tegra_pcie_port_index_of_port() function to retrieve the specific PCIe
port index if
On Wed, 2017-08-09 at 12:47 -0600, Stephen Warren wrote:
> On 08/09/2017 09:31 AM, Marcel Ziswiler wrote:
> > From: Marcel Ziswiler
> >
> > Introduce a weak tegra_pcie_board_port_reset() function by default
> > calling the existing tegra_pcie_port_reset() function. Additionally
> > add
> > a tegr
On Wed, 2017-08-09 at 12:51 -0600, Stephen Warren wrote:
> On 08/09/2017 09:44 AM, Marcel Ziswiler wrote:
> > From: Marcel Ziswiler
> >
> > Allow optionally bringing up the Apalis type specific 4 lane PCIe
> > port
> > as well as the PCIe switch as found on the Apalis Evaluation board.
> > In
> >
From: Marcel Ziswiler
As the AS3722 GPIO0 is also a not connected on our Apalis TK1 module
explicitly configure it to high-impedance as well.
Signed-off-by: Marcel Ziswiler
Reviewed-by: Simon Glass
---
Changes in v4: None
Changes in v3: None
Changes in v2:
- Add Simon's reviewed-by.
arch/ar
From: Marcel Ziswiler
Just like the already present as3722_sd_set_voltage() add the currently
missing signature of the as3722_ldo_set_voltage() function to its header
file.
Signed-off-by: Marcel Ziswiler
Reviewed-by: Simon Glass
---
Changes in v4: None
Changes in v3: None
Changes in v2:
- Add
From: Marcel Ziswiler
Fix ldo_get_enable() and ldo_set_enable() functions for LDOs with an
index > 7. Turns out there are actually two separate AS3722_LDO_CONTROL
registers AS3722_LDO_CONTROL0 and AS3722_LDO_CONTROL1. Actually make use
of both. While at it also actually use the enable parameter o
This series addresses a gigabit Ethernet reliability issue as observed
on Apalis TK1 related to a PCIe reset timing violation.
This series depends on Simon's work available at u-boot-dm/master plus
my previous series "move apalis t30/tk1, colibri t20/t30 to livetree".
This series is available at
From: Marcel Ziswiler
Introduce a weak tegra_pcie_board_port_reset() function by default
calling the existing tegra_pcie_port_reset() function. Additionally add
a tegra_pcie_port_index_of_port() function to retrieve the specific PCIe
port index if required. This allows overriding the PCIe port re
From: Marcel Ziswiler
It turns out that the current PCIe reset implementation in the PCIe
board init function is not quite working reliably due to PCIe reset
timing violations. Fix this by overriding the
tegra_pcie_board_port_reset() function.
Also allow optionally bringing up the PCIe switch as
From: Sanchayan Maity
Trying to boot from an ext4 rootfs fails due to us defaulting to ext3.
While the downstream T20/T30 L4T kernel has issues with ext4 later TK1
L4T should work just fine with it. Hence enable ext4 for sdboot and
usbboot on TK1.
Signed-off-by: Sanchayan Maity
Acked-by: Marcel
Hi Phillip,
W dniu 09.08.2017 o 22:01, Dr. Philipp Tomsich pisze:
On 04 Aug 2017, at 19:01, Paweł Jarosz wrote:
Hi Philipp,
W dniu 04.08.2017 o 18:51, Dr. Philipp Tomsich pisze:
On 04 Aug 2017, at 18:33, Paweł Jarosz wrote:
Hi,
W dniu 15.06.2017 o 18:40, Simon Glass pisze:
Hi Pawel,
> On 04 Aug 2017, at 19:01, Paweł Jarosz wrote:
>
> Hi Philipp,
>
>
> W dniu 04.08.2017 o 18:51, Dr. Philipp Tomsich pisze:
>>> On 04 Aug 2017, at 18:33, Paweł Jarosz wrote:
>>>
>>> Hi,
>>>
>>>
>>> W dniu 15.06.2017 o 18:40, Simon Glass pisze:
Hi Pawel,
On 15 June 2017 at 1
Hi Phillip,
W dniu 04.07.2017 o 19:35, Philipp Tomsich pisze:
On Tue, 6 Jun 2017, Paweł Jarosz wrote:
Add core skeleton for rk3066
Signed-off-by: Paweł Jarosz
Acked-by: Philipp Tomsich
---
arch/arm/mach-rockchip/Kconfig| 16 +++
arch/arm/mach-rockchip/Makefile
On Wed, Aug 9, 2017 at 2:55 PM, Heinrich Schuchardt wrote:
> efi_locate_handle is called internally so it should not be
> marked as EFIAPI.
>
> The external function is efi_locate_handle_ext.
>
> Signed-off-by: Heinrich Schuchardt
Reviewed-by: Rob Clark
> ---
> @Alex
> Please, pull this patch
efi_locate_handle is called internally so it should not be
marked as EFIAPI.
The external function is efi_locate_handle_ext.
Signed-off-by: Heinrich Schuchardt
---
@Alex
Please, pull this patch after
[PATCH v2] efi_loader: LocateHandle should return EFI_NOT_FOUND if none found
https://patchwork.
On 08/09/2017 09:44 AM, Marcel Ziswiler wrote:
From: Marcel Ziswiler
Allow optionally bringing up the Apalis type specific 4 lane PCIe port
as well as the PCIe switch as found on the Apalis Evaluation board. In
order to avoid violating the PCIe reset timing do this by overriding the
tegra_pcie_
On 08/09/2017 09:31 AM, Marcel Ziswiler wrote:
From: Marcel Ziswiler
Introduce a weak tegra_pcie_board_port_reset() function by default
calling the existing tegra_pcie_port_reset() function. Additionally add
a tegra_pcie_port_index_of_port() function to retrieve the specific PCIe
port index if
On Wed, Aug 9, 2017 at 12:12 PM, Marek Vasut wrote:
> On 08/09/2017 06:25 PM, yuiko.osh...@microchip.com wrote:
>> From: Yuiko Oshino
>>
>> Series-Changes: 3
>
> FYI, this will end in the commit message when applied, remove it or move
> it below the --- . Also commit message is missing.
This is
On 08/09/2017 06:25 PM, yuiko.osh...@microchip.com wrote:
> From: Yuiko Oshino
>
> Series-Changes: 3
FYI, this will end in the commit message when applied, remove it or move
it below the --- . Also commit message is missing.
>- All #ifdef CONFIG_DM_ETH and #endif are removed.
>- The lan
On Wed, Aug 9, 2017 at 11:25 AM, wrote:
> From: Yuiko Oshino
>
> Series-Changes: 3
>- All #ifdef CONFIG_DM_ETH and #endif are removed.
>- The lan7x_eth_recv() is modifed to correctly support the Driver Model
> and returns packet_en.
>- Add mii_resolve_flowctrl_fdx() patch in the
On Wed, Aug 9, 2017 at 11:25 AM, wrote:
> From: Yuiko Oshino
>
> Signed-off-by: Yuiko Oshino
Acked-by: Joe Hershberger
___
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
On 06/23/2017 03:30 AM, Priyanka Jain wrote:
> Update MC address caluclation as per MC design requirement
> of address as least significant 512MB address
> of MC private allocated memory.
>
> Signed-off-by: Priyanka Jain
> Signed-off-by: Ashish Kumar
> ---
> drivers/net/fsl-mc/mc.c |7
From: Yuiko Oshino
Signed-off-by: Yuiko Oshino
---
Changes in v3:
- This patch is added to a series.
Changes in v2:
- The patch's tag is changed to net:.
include/linux/mii.h | 23 +++
1 file changed, 23 insertions(+)
diff --git a/include/linux/mii.h b/include/linu
From: Yuiko Oshino
Series-Changes: 3
- All #ifdef CONFIG_DM_ETH and #endif are removed.
- The lan7x_eth_recv() is modifed to correctly support the Driver Model
and returns packet_en.
- Add mii_resolve_flowctrl_fdx() patch in the series.
Series-Changes: 2
- The wait_for_bit funct
On 08/09/2017 08:53 AM, Marcel Ziswiler wrote:
Hi Stephen
On Tue, 2017-08-08 at 10:14 -0600, Stephen Warren wrote:
On 08/08/2017 06:43 AM, Marcel Ziswiler wrote:
From: Marcel Ziswiler
Allow optionally bringing up the Apalis type specific 4 lane PCIe port
as well as the PCIe switch as found o
From: Marcel Ziswiler
Add some more comments describing the various PCIe ports available.
Signed-off-by: Marcel Ziswiler
---
Changes in v2: None
arch/arm/dts/tegra30-apalis.dts | 3 +++
1 file changed, 3 insertions(+)
diff --git a/arch/arm/dts/tegra30-apalis.dts b/arch/arm/dts/tegra30-apali
This series addresses a PCIe reliability issue as observed on Apalis T30
related to a PCIe reset timing violation.
This series depends on Simon's work available at u-boot-dm/master plus
my previous series "move apalis t30/tk1, colibri t20/t30 to livetree"
and "fix apalis-tk1 pcie gigabit ethernet
From: Marcel Ziswiler
Fix optional Apalis type specific 4 lane PCIe port 0 and Apalis PCIe
port 1 pin muxing.
Signed-off-by: Marcel Ziswiler
---
Changes in v2:
- Leave resp. enable all port 0 pins input drivers as a customer may
optionally want to use some of those MXM3 pins as inputs as wel
From: Marcel Ziswiler
Allow optionally bringing up the Apalis type specific 4 lane PCIe port
as well as the PCIe switch as found on the Apalis Evaluation board. In
order to avoid violating the PCIe reset timing do this by overriding the
tegra_pcie_board_port_reset() function. Note however that bo
From: Suniel Mahesh
Upstream Linux has the Interrupt-parent property being removed
from mmc, mac, lcdc and tscadc sub nodes in the dtsi file.
Interrupt-parent property is already defined in the root node.
Therefore, update the dtsi to mimic this change and remove duplicates.
Signed-off-by: Sunie
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> TX drain in transmit procedure could cause issues due
> to race between drain procedure and transmition of descriptor
> between AGGR TXQ and physical TXQ.
> TXQ will be cleared before moving to Linux by stop procedure.
>
> Signed-
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> Set BM poll size once during priv probe and do not
> overwrite it during port probe procedure. Pool is common for
> all CP ports.
>
> Signed-off-by: Stefan Chulski
> Tested-by: iSoC Platform CI
> Reviewed-by: Nadav Haklai
> Rev
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> MVPP22 driver support 64 Bit arch and require BM pool
> high address configuration.
>
> Signed-off-by: Stefan Chulski
> Tested-by: iSoC Platform CI
> Reviewed-by: Nadav Haklai
> Reviewed-by: Igal Liberman
Acked-by: Joe Hershb
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> Remove IRQ configuration from U-Boot PP driver.
> U-Boot don't use interrupts and configuration of IRQ in U-Boot
> caused crashes in Linux shared interrupt mode.
> Also interrupt use is redundant in RX routine since a single RX
>
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> MBUS driver were replaced by AXI in PPv22 and relevant
> only for PPv21.
>
> Signed-off-by: Stefan Chulski
> Tested-by: iSoC Platform CI
> Reviewed-by: Nadav Haklai
> Reviewed-by: Igal Liberman
Acked-by: Joe Hershberger
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> Issue:
> BM counters were overrun by probe that called per Network interface and
> caused release of wrong number of buffers during remove procedure.
>
> Fix:
> Use probe_done and num_ports to call init and remove procedure
> once
On Thu, Jun 29, 2017 at 11:54 AM, Christophe Leroy
wrote:
> Signed-off-by: Christophe Leroy
> ---
> README | 15 --
> arch/powerpc/cpu/mpc8xx/Makefile | 1 -
> arch/powerpc/cpu/mpc8xx/cpu.c | 2 +-
> drivers
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> U-boot use single physical tx queue with size 16 descriptors.
> So aggregated tx queue size should be equal to physical tx queue
> and cpu descriptor chunk(number of descriptors delivered from
> physical tx queue to aggregated tx
From: Marcel Ziswiler
Introduce a weak tegra_pcie_board_port_reset() function by default
calling the existing tegra_pcie_port_reset() function. Additionally add
a tegra_pcie_port_index_of_port() function to retrieve the specific PCIe
port index if required. This allows overriding the PCIe port re
From: Marcel Ziswiler
As the AS3722 GPIO0 is also a not connected on our Apalis TK1 module
explicitly configure it to high-impedance as well.
Signed-off-by: Marcel Ziswiler
Reviewed-by: Simon Glass
---
Changes in v3: None
Changes in v2:
- Add Simon's reviewed-by.
arch/arm/dts/tegra124-apali
From: Marcel Ziswiler
It turns out that the current PCIe reset implementation in the PCIe
board init function is not quite working reliably due to PCIe reset
timing violations. Fix this by overriding the
tegra_pcie_board_port_reset() function.
Also allow optionally bringing up the PCIe switch as
This series addresses a gigabit Ethernet reliability issue as observed
on Apalis TK1 related to a PCIe reset timing violation.
This series depends on Simon's work available at u-boot-dm/master plus
my previous series "move apalis t30/tk1, colibri t20/t30 to livetree".
This series is available at
From: Marcel Ziswiler
Fix ldo_get_enable() and ldo_set_enable() functions for LDOs with an
index > 7. Turns out there are actually two separate AS3722_LDO_CONTROL
registers AS3722_LDO_CONTROL0 and AS3722_LDO_CONTROL1. Actually make use
of both. While at it also actually use the enable parameter o
From: Marcel Ziswiler
Just like the already present as3722_sd_set_voltage() add the currently
missing signature of the as3722_ldo_set_voltage() function to its header
file.
Signed-off-by: Marcel Ziswiler
Reviewed-by: Simon Glass
---
Changes in v3: None
Changes in v2:
- Add Simon's reviewed-by
From: Sanchayan Maity
Trying to boot from an ext4 rootfs fails due to us defaulting to ext3.
While the downstream T20/T30 L4T kernel has issues with ext4 later TK1
L4T should work just fine with it. Hence enable ext4 for sdboot and
usbboot on TK1.
Signed-off-by: Sanchayan Maity
Acked-by: Marcel
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> This patch enables padding of packets shorter than 64B in TX(set by default).
> Disabling of padding causes crashes on MACCIATO board.
>
> Signed-off-by: Stefan Chulski
> Tested-by: iSoC Platform CI
> Reviewed-by: Igal Liberman
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> A8K marvell SoC has two South Bridge communication controllers(CP0 and CP1).
> Each communication controller has packet processor ports and MDIO.
> On MACHIATOBin board ports from CP1 are connected to mdio on CP0.
>
> Issue:
> Wro
On Wed, Aug 9, 2017 at 2:37 AM, wrote:
> From: Stefan Chulski
>
> This patch add GPIO configuration support in mvpp2x driver.
> Driver will handle 10G SFP gpio reset and SFP TX disable. GPIO pins should
> be set in device tree.
>
> Signed-off-by: Stefan Chulski
> Tested-by: iSoC Platform CI
>
On Wed, Aug 9, 2017 at 12:56 AM, Stefan Roese wrote:
> Hi Joe,
>
> On 08.08.2017 17:57, Joe Hershberger wrote:
>>
>> Hi Stefan (and Stefan),
>>
>> On Tue, Aug 8, 2017 at 7:05 AM, Stefan Roese wrote:
>>>
>>> Hi Joe,
>>>
>>> On 11.07.2017 10:04, Stefan Roese wrote:
On 21.06.2017 10:3
On Tue, Aug 08, 2017 at 02:32:27PM +0200, Stefan Roese wrote:
> Hi Tom,
>
> please pull the following small cleanup from Marek in the
> flash.h header.
>
> Thanks,
> Stefan
>
>
> The following changes since commit eaa90e5df2a4a1cb12fb73571978a9379242d0b5:
>
> common/env_embedded.c: rename P
On Tue, Aug 08, 2017 at 09:29:19PM +0800, Bin Meng wrote:
> Hi Tom,
>
> The following changes since commit eaa90e5df2a4a1cb12fb73571978a9379242d0b5:
>
> common/env_embedded.c: rename PPCENV/PPCTEXT macros (2017-08-04
> 20:38:39 -0400)
>
> are available in the git repository at:
>
> git://g
On Tue, Aug 08, 2017 at 02:26:59PM +0200, Stefan Roese wrote:
> Hi Tom,
>
> please pull the following mvebu board fix from Marek.
>
> Thanks,
> Stefan
>
>
> The following changes since commit eaa90e5df2a4a1cb12fb73571978a9379242d0b5:
>
> common/env_embedded.c: rename PPCENV/PPCTEXT macros (
On Fri, Aug 04, 2017 at 03:34:10AM -0600, Simon Glass wrote:
> Hi Jaehoon,
>
> On 30 July 2017 at 20:46, Jaehoon Chung wrote:
> > Hi Simon,
> >
> > On 07/28/2017 11:40 PM, Simon Glass wrote:
> >> Hi Jaehoon,
> >>
> >> On 28 July 2017 at 06:25, Jaehoon Chung wrote:
> >>> Dear Simon,
> >>>
> >>> O
Hi Stephen
On Tue, 2017-08-08 at 10:14 -0600, Stephen Warren wrote:
> On 08/08/2017 06:43 AM, Marcel Ziswiler wrote:
> > From: Marcel Ziswiler
> >
> > Allow optionally bringing up the Apalis type specific 4 lane PCIe
> > port
> > as well as the PCIe switch as found on the Apalis Evaluation board
On Wed, Aug 9, 2017 at 9:48 AM, Alexander Graf wrote:
>
>
>> Am 09.08.2017 um 14:38 schrieb Rob Clark :
>>
>>> On Tue, Aug 8, 2017 at 6:03 PM, Heinrich Schuchardt
>>> wrote:
On 08/04/2017 09:31 PM, Rob Clark wrote:
@@ -528,8 +549,13 @@ repeat:
continue;
>
On Tue, Aug 08, 2017 at 08:50:33AM +0800, Wenyou Yang wrote:
> Fix the building warning as below:
Reviewed-by: Tom Rini
But you need to submit this for Linux as well, thanks!
--
Tom
signature.asc
Description: Digital signature
___
U-Boot mailing l
> Am 09.08.2017 um 14:38 schrieb Rob Clark :
>
>> On Tue, Aug 8, 2017 at 6:03 PM, Heinrich Schuchardt
>> wrote:
>>> On 08/04/2017 09:31 PM, Rob Clark wrote:
>>>
>>> @@ -528,8 +549,13 @@ repeat:
>>> continue;
>>>
>>> case 's':
>>> - str =
Hi Heiko
On 08/09/2017 06:10 AM, Heiko Schocher wrote:
> Hi Simon, Patrice,
>
> Am 06.08.2017 um 07:15 schrieb Simon Glass:
>> Hi Patrice,
>>
>> On 25 July 2017 at 10:02, wrote:
>>> From: Patrice Chotard
>>>
>>> Add i2c driver which can be used on both STM32F7 and STM32H7.
>>> This I2C block s
On Tue, Aug 8, 2017 at 6:03 PM, Heinrich Schuchardt wrote:
> On 08/04/2017 09:31 PM, Rob Clark wrote:
>>
>> @@ -528,8 +549,13 @@ repeat:
>> continue;
>>
>> case 's':
>> - str = string(str, end, va_arg(args, char *),
>> -
From: Patrice Chotard
A few years ago STM32F1 SoCs support has been added :
0144caf22ce6acd5c gpio: stm32: add stm32f1 support
2d18ef2364fd3561a ARMv7M: add STM32F1 support
But neither STM32F1 dedicated defconfig nor board was
associated to these commits.
Got confirmation from Tom Rini and Ma
Introduce mkimage_fit.sh which is modifed from
board/sunxi/mksunxi_fit_atf.sh.
ATF is dropped and modified for arm32 arch.
Signed-off-by: Peng Fan
Cc: Stefano Babic
Cc: Fabio Estevam
---
arch/arm/mach-imx/mkimage_fit.sh | 63
1 file changed, 63 insertio
> -Original Message-
> From: Peng Fan
> Sent: Tuesday, August 08, 2017 9:31 AM
> To: tr...@konsulko.com
> Cc: van.free...@gmail.com; u-boot@lists.denx.de; Peng Fan
>
> Subject: [PATCH] scripts: spl: fix typo
>
> Typo fix: CONIFG->CONFIG
Drop this patch. It is included in patchset "imx:
Update README since we use FIT now.
Signed-off-by: Peng Fan
Cc: Fabio Estevam
Cc: Stefano Babic
---
board/freescale/mx6sabresd/README | 18 +-
1 file changed, 9 insertions(+), 9 deletions(-)
diff --git a/board/freescale/mx6sabresd/README
b/board/freescale/mx6sabresd/README
in
Add pfuze dm code, this code does the same thing as pfuze.c, but
only effects when CONFIG_$(SPL_)DM_PMIC_PFUZE100 enabled.
Signed-off-by: Peng Fan
Cc: York Sun
Cc: Jaehoon Chung
Cc: Stefano Babic
---
board/freescale/common/Makefile | 1 +
board/freescale/common/pfuze.h| 5 +++
board/f
Implement board_fit_config_name_match.
Signed-off-by: Peng Fan
Cc: Stefano Babic
Cc: Fabio Estevam
---
board/freescale/mx6sabresd/mx6sabresd.c | 13 +
1 file changed, 13 insertions(+)
diff --git a/board/freescale/mx6sabresd/mx6sabresd.c
b/board/freescale/mx6sabresd/mx6sabresd.c
i
1 - 100 of 165 matches
Mail list logo
