Hi, All In GEM5, there is a separate InOrderCPU model which is not as well as supported as O3CPU. My question is why not modify the dispatch/issue part of O3CPU to emulate an InOrderCPU? Are there any issues to affect the accuracy of InOrderCPU model by making the O3CPU issuing the instructions in-order?
Thanks! Zhiguo
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
