As result of recent re-design of the MSI/MSI-X interrupts enabling
pattern this driver has to be updated to use the new technique to
obtain a optimal number of MSI/MSI-X interrupts required.

Signed-off-by: Alexander Gordeev <[email protected]>
---
 drivers/net/ethernet/qlogic/qlcnic/qlcnic_main.c |   56 ++++++++++++---------
 1 files changed, 32 insertions(+), 24 deletions(-)

diff --git a/drivers/net/ethernet/qlogic/qlcnic/qlcnic_main.c 
b/drivers/net/ethernet/qlogic/qlcnic/qlcnic_main.c
index b94e679..a137c14 100644
--- a/drivers/net/ethernet/qlogic/qlcnic/qlcnic_main.c
+++ b/drivers/net/ethernet/qlogic/qlcnic/qlcnic_main.c
@@ -590,7 +590,37 @@ int qlcnic_enable_msix(struct qlcnic_adapter *adapter, u32 
num_msix)
        adapter->flags &= ~(QLCNIC_MSI_ENABLED | QLCNIC_MSIX_ENABLED);
 
        if (adapter->ahw->msix_supported) {
- enable_msix:
+               err = pci_msix_table_size(pdev);
+               if (err < 0)
+                       goto fail;
+
+               if (err < num_msix) {
+                       dev_info(&pdev->dev,
+                                "Unable to allocate %d MSI-X interrupt 
vectors\n",
+                                num_msix);
+                       if (qlcnic_83xx_check(adapter)) {
+                               if (err < (QLC_83XX_MINIMUM_VECTOR - tx_vector))
+                                       return -ENOSPC;
+                               err -= (max_tx_rings + 1);
+                               num_msix = rounddown_pow_of_two(err);
+                               num_msix += (max_tx_rings + 1);
+                       } else {
+                               num_msix = rounddown_pow_of_two(err);
+                               if (qlcnic_check_multi_tx(adapter))
+                                       num_msix += max_tx_rings;
+                       }
+
+                       if (!num_msix) {
+                               err = -ENOSPC;
+                               goto fail;
+                       }
+
+                       dev_info(&pdev->dev,
+                                "Trying to allocate %d MSI-X interrupt 
vectors\n",
+                                num_msix);
+                       }
+               }
+
                for (i = 0; i < num_msix; i++)
                        adapter->msix_entries[i].entry = i;
                err = pci_enable_msix(pdev, adapter->msix_entries, num_msix);
@@ -613,30 +643,8 @@ int qlcnic_enable_msix(struct qlcnic_adapter *adapter, u32 
num_msix)
                                adapter->max_sds_rings = max_sds_rings;
                        }
                        dev_info(&pdev->dev, "using msi-x interrupts\n");
-               } else if (err > 0) {
-                       dev_info(&pdev->dev,
-                                "Unable to allocate %d MSI-X interrupt 
vectors\n",
-                                num_msix);
-                       if (qlcnic_83xx_check(adapter)) {
-                               if (err < (QLC_83XX_MINIMUM_VECTOR - tx_vector))
-                                       return -ENOSPC;
-                               err -= (max_tx_rings + 1);
-                               num_msix = rounddown_pow_of_two(err);
-                               num_msix += (max_tx_rings + 1);
-                       } else {
-                               num_msix = rounddown_pow_of_two(err);
-                               if (qlcnic_check_multi_tx(adapter))
-                                       num_msix += max_tx_rings;
-                       }
-
-                       if (num_msix) {
-                               dev_info(&pdev->dev,
-                                        "Trying to allocate %d MSI-X interrupt 
vectors\n",
-                                        num_msix);
-                               goto enable_msix;
-                       }
-                       err = -ENOSPC;
                } else {
+fail:
                        dev_info(&pdev->dev,
                                 "Unable to allocate %d MSI-X interrupt 
vectors\n",
                                 num_msix);
-- 
1.7.7.6


------------------------------------------------------------------------------
October Webinars: Code for Performance
Free Intel webinars can help you accelerate application performance.
Explore tips for MPI, OpenMP, advanced profiling, and more. Get the most from 
the latest Intel processors and coprocessors. See abstracts and register >
http://pubads.g.doubleclick.net/gampad/clk?id=60134791&iu=/4140/ostg.clktrk
_______________________________________________
E1000-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/e1000-devel
To learn more about Intel&#174; Ethernet, visit 
http://communities.intel.com/community/wired

Reply via email to