Hello all, I would like to know if it's possible to change the X310 DRAM clock frequency. My current understanding is that it runs at 300MHz, and I want to run it at 200MHz (same as the master clock).
When reviewing default image_core.yml and the replay/axi_dma_fifo blocks, I can see that the clock domains are connected with: x310_HG_rfnoc_image_core.yml: [image: image.png] replay.yml: [image: image.png] Is it as simple as changing the mem clk_domain to ce? Where are the clock definitions for _device_? Thanks, David
_______________________________________________ USRP-users mailing list -- usrp-users@lists.ettus.com To unsubscribe send an email to usrp-users-le...@lists.ettus.com
