On Wed, Mar 12, 2025 at 10:32 AM Philipp Niedermayer <p.niederma...@gsi.de> wrote:
> It's a known issue from the time the tool was still called > "rfnoc_create_verilog" (but using the same templates). > > Quote: "You did the right thing. The io_ports aren't currently supported > by rfnoc_create_verilog, so AXI ports have to be added manually." > > See https://github.com/EttusResearch/uhd/issues/605 > This is all correct. We're slowly (I know, too slowly for some) adding such features to the RFNoC tooling. --M
_______________________________________________ USRP-users mailing list -- usrp-users@lists.ettus.com To unsubscribe send an email to usrp-users-le...@lists.ettus.com
