Hi all, 8192 bytes is the maximum frame size supported by the FPGA, but that's including all headers. So the actual RF data payload that you can send is less than this, typically closer to 8000 bytes. I often set my SPP to 1996 out of habit since this is usually a pretty safe number with jumbo frames. The driver attempts to determine the biggest MTU supported automatically.
Thanks, Wade On Mon, Jun 17, 2024, 7:47 PM Marcus D. Leech <patchvonbr...@gmail.com> wrote: > On 17/06/2024 20:29, cjohn...@serranosystems.com wrote: > > > > It is the switch that is internal to you hardware on USRP-2974. > > > > You can see the switch below (from your documentation). I’m sending > > from the SBC (Single board computer) shown in the diagram. > > > > > > https://kb.ettus.com/File:2974_blk_dia_hiLevel_v01.png > > > > > > > > _______________________________________________ > > USRP-users mailing list -- usrp-users@lists.ettus.com > > To unsubscribe send an email to usrp-users-le...@lists.ettus.com > Interestingly enough, I just tried a ping -s 8100 on my X310, and then a > ping -s 8105, and the 8105 failed. Looking at > previous log messages for my application it also claims 8000 byte > maximum frame size, so this may be a limitation > in the PHY/MAC implementation in the X310 FPGA. > > > > _______________________________________________ > USRP-users mailing list -- usrp-users@lists.ettus.com > To unsubscribe send an email to usrp-users-le...@lists.ettus.com >
_______________________________________________ USRP-users mailing list -- usrp-users@lists.ettus.com To unsubscribe send an email to usrp-users-le...@lists.ettus.com
