Hi Brian, Let try to break down the question?
Is rfnocmodtool made to create a completely new module, or it is also support adding the provided modules from Ettus, such as FIR, FFT, etc to the design? I am asking as I have noticed that the RFnoC modules are supported for C++ application, however, a limited subset appears in the Gnuradio Ettus OOT module. How do I add the rest to Gnuradio? Actually your question from your last email would have been my next request. As you already have asked, I will go ahead and ask right here: I am creating a new IP core in Vivado HLS tool. How do I integrate the tool with RFNoC 4.0 signal path (static routing)? Do I need to export the HLS-created IP as Viavadio IP before integration? The IP planned to have IQ samples in and out and some registers to be programmed from C++ application, which interfaces must the IQ sample stream have, and which interfaces the programable registers must have (Axi-lite or Axi-Stream)? Best regards / Mit freundlichen Grüßenrüßen -- Askar, Ramez, M.Sc. From: Brian Padalino <bpadal...@gmail.com> Date: Thursday, 4. February 2021 at 19:52 To: "Askar, Ramez" <ramez.as...@hhi.fraunhofer.de> Cc: "usrp-users@lists.ettus.com" <usrp-users@lists.ettus.com> Subject: Re: [USRP-users] RFNoC 4 rfnocmodtool On Thu, Feb 4, 2021 at 1:15 PM Askar, Ramez via USRP-users <usrp-users@lists.ettus.com<mailto:usrp-users@lists.ettus.com>> wrote: Dear Sir or Madam, I would like to use one of the available FPGA blocks from Ettus – such as FIR filter -- to customize my FPGA image, and add the corresponding control driver for C++ application and Gnuradio. However, after creating newmod with rfnocmodtool, I have tried to add fir filter block, the tool is not aware about the existing blocks. Instead, the rfnocmodtool has created a module from scratch called FIR. In other words, it did not import the FIR module that is offered by Ettus team. Is there any other way of doing this? How can add a OOT RFNoC FIR control module to gnuradio? Your request is a little confusing. Do you mind clarifying? Do you want to build a new FPGA image with the RFNoC FIR that Ettus already made, or do you want to create your own custom module which uses a Xilinx FIR filter from their FIR compiler? Brian
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
