Hi, A conceptual question: for the b205 mini, how does the FPGA get the 64-bit VITA timefield? I know the PPS/10 MHz can be used to sync the clocks to, but trying to understand how the timestamp is synchronized to a UTC/known-good reference value. Reading the HDL, it seems that the timestamp is programmed from software, but needed confirmation.
Thanks Chintan
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
