We have to explicitly assign HSIOPLL_VCO as HSIOPLL parent. So when
enabling HSIOPLL, its parent HSIOPLL_VCO will be enabled firstly.

Signed-off-by: Ye Li <ye...@nxp.com>
---
 arch/arm/dts/imx95-u-boot.dtsi | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/arch/arm/dts/imx95-u-boot.dtsi b/arch/arm/dts/imx95-u-boot.dtsi
index 9bf8f9834c9e..27f8209b19ca 100644
--- a/arch/arm/dts/imx95-u-boot.dtsi
+++ b/arch/arm/dts/imx95-u-boot.dtsi
@@ -170,6 +170,22 @@
        bootph-all;
 };
 
+&pcie0 {
+       assigned-clocks =<&scmi_clk IMX95_CLK_HSIOPLL_VCO>,
+                                        <&scmi_clk IMX95_CLK_HSIOPLL>,
+                                        <&scmi_clk IMX95_CLK_HSIOPCIEAUX>;
+       assigned-clock-parents = <0>, <&scmi_clk IMX95_CLK_HSIOPLL_VCO>,
+                                <&scmi_clk IMX95_CLK_SYSPLL1_PFD1_DIV2>;
+};
+
+&pcie1 {
+       assigned-clocks =<&scmi_clk IMX95_CLK_HSIOPLL_VCO>,
+                                        <&scmi_clk IMX95_CLK_HSIOPLL>,
+                                        <&scmi_clk IMX95_CLK_HSIOPCIEAUX>;
+       assigned-clock-parents = <0>, <&scmi_clk IMX95_CLK_HSIOPLL_VCO>,
+                                <&scmi_clk IMX95_CLK_SYSPLL1_PFD1_DIV2>;
+};
+
 &{/soc} {
        bootph-all;
 };
-- 
2.7.4

Reply via email to