On 09/21/2016 08:20 PM, Konrad Rzeszutek Wilk wrote:
That way we can print out the header if we are sure the
hypervisor has been compiled with Xen Livepatching.
Signed-off-by: Konrad Rzeszutek Wilk
Reviewed-by: Ross Lagerwall
___
Xen-devel mailing
On 09/21/2016 08:20 PM, Konrad Rzeszutek Wilk wrote:
As it has evolved a bit and is more of a test tool.
Reported-by: Bhavesh Davda
Signed-off-by: Konrad Rzeszutek Wilk
---
tools/misc/xen-livepatch.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/tools/misc/xen-livepatch.
On 09/21/2016 08:20 PM, Konrad Rzeszutek Wilk wrote:
. print a better error code.
Reported-by: Andrew Cooper
Signed-off-by: Konrad Rzeszutek Wilk
---
tools/misc/xen-livepatch.c | 7 +--
1 file changed, 5 insertions(+), 2 deletions(-)
diff --git a/tools/misc/xen-livepatch.c b/tools/misc/x
flight 101081 qemu-mainline real [real]
http://logs.test-lab.xenproject.org/osstest/logs/101081/
Failures :-/ but no regressions.
Tests which are failing intermittently (not blocking):
test-armhf-armhf-libvirt-qcow2 9 debian-di-install fail in 101062 pass in
101081
test-armhf-armhf-xl-arndale
>>> On 21.09.16 at 18:38, wrote:
> I don't understand though why we can't rely on util.h after the move.
Once you move the component, it should be self-contained.
Jan
___
Xen-devel mailing list
Xen-devel@lists.xen.org
https://lists.xen.org/xen-devel
On Wed, 2016-09-21 at 20:28 +0100, Julien Grall wrote:
> On 21/09/2016 16:45, Dario Faggioli wrote:
> > This does not seem to match with what has been said at some point
> > in
> > this thread... And if it's like that, how's that possible, if the
> > pcpus' ISAs are (even only slightly) different?
The Xen pciback driver maintains a list of all its seized devices.
There are two functions searching the list for a specific device with
basically the same semantics just returning different structures in
case of a match.
Split out the search function.
Signed-off-by: Juergen Gross
---
drivers/x
The Xen pciback driver has a list of all pci devices it is ready to
seize. There is no check whether a to be added entry already exists.
While this might be no problem in the common case it might confuse
those which consume the list via sysfs.
Modify the handling of this list by not adding an entr
Support the driver_override scheme introduced with commit 782a985d7af2
("PCI: Introduce new device binding path using pci_dev.driver_override")
Today you'd need something like:
echo :07:10.0 > /sys/bus/pci/devices/\:07\:10.0/driver/unbind
echo :07:10.0 > /sys/bus/pci/drivers/pciback/n
Support the driver_override scheme introduced with commit 782a985d7af2
("PCI: Introduce new device binding path using pci_dev.driver_override")
As pcistub_probe() is called for all devices (it has to check for a
match based on the slot address rather than device type) it has to
check for driver_ov
>>> On 21.09.16 at 19:09, wrote:
> On Wed, Sep 21, 2016 at 2:56 PM, Jan Beulich wrote:
>> Again this looks like much clutter with little benefit to me, i.e. I'd
>> then rather go with the unmodified original proposal. That's largely
>> because nothing really enforces anyone to use the (disconnect
On Thu, 2016-09-22 at 14:49 +0800, Peng Fan wrote:
> On Wed, Sep 21, 2016 at 08:11:43PM +0100, Julien Grall wrote:
> >
> > Hi Stefano,
> >
> > On 21/09/2016 19:13, Stefano Stabellini wrote:
> > >
> > > On Wed, 21 Sep 2016, Julien Grall wrote:
> > > >
> > > > (CC a couple of ARM folks)
> > > >
>>> On 21.09.16 at 17:30, wrote:
> What I'm saying is that the guest OS should be in charge of managing
> its own TLB when VPID is in use. Whether it does flush the TLB or not
> is not of our concern. If it's a sane OS it will likely flush when it
> needs to, but we should not be jumping in and do
>>> On 21.09.16 at 20:26, wrote:
> So reading through the Intel SDM the following bits are relevant here:
>
> 28.3.3.1
> Operations that Invalidate Cached Mappings
> The following operations invalidate cached mappings as indicated:
> ● Operations that architecturally invalidate entries in the TLB
Instead of open coding it use the threaded irq mechanism in
xen-netback.
Signed-off-by: Juergen Gross
---
resend due to missing netdev list in first attempt
---
drivers/net/xen-netback/common.h| 4 +---
drivers/net/xen-netback/interface.c | 38 ++---
drivers/
Instead of open coding it use the threaded irq mechanism in
xen-netback.
Signed-off-by: Juergen Gross
---
resend due to missing netdev list in first attempt and wrong address in second.
---
drivers/net/xen-netback/common.h| 4 +---
drivers/net/xen-netback/interface.c | 38 ++
> -Original Message-
> From: Xen-devel [mailto:xen-devel-boun...@lists.xen.org] On Behalf Of
> Juergen Gross
> Sent: 22 September 2016 10:03
> To: xen-de...@lists.xenproject.org; net...@vger.kernel.orga; linux-
> ker...@vger.kernel.org
> Cc: Juergen Gross ; Wei Liu
> Subject: [Xen-devel] [
On Sat, 2016-09-17 at 03:30 +, Wei Yang wrote:
> Dario,
>
Hey, hi again, and sorry for the in getting back at this particular
part of the conversation.
> Just get chance to look into this. This is interesting and I am
> trying to
> understand the problem you want to solve first.
>
:-)
> vcp
On AArch64 SoCs, some IPs may only have the capability to access
32 bits address space. The physical memory assigned for Dom0 maybe
not in 4GB address space, then the IPs will not work properly.
So need to allocate memory under 4GB for Dom0.
There is no restriction that how much lowmem needs to be
>>> On 21.09.16 at 18:57, wrote:
> @@ -325,8 +327,13 @@ static int move_payload(struct payload *payload, struct
> livepatch_elf *elf)
> * and .shstrtab. For the non-relocate we allocate and copy these
> * via other means - and the .rel we can ignore as we only use it
>
>>> On 21.09.16 at 18:57, wrote:
> The initial patch: 11ff40fa7bb5fdcc69a58d0fec49c904ffca4793
> "xen/xsplice: Hypervisor implementation of XEN_XSPLICE_op" caps the
> size of the binary at 2MB. We follow that in capping the size
> of the .BSSes to be at maximum 2MB.
>
> We also bubble up the payl
On 9/21/2016 9:04 PM, George Dunlap wrote:
On Fri, Sep 9, 2016 at 6:51 AM, Yu Zhang wrote:
On 9/2/2016 6:47 PM, Yu Zhang wrote:
A new HVMOP - HVMOP_map_mem_type_to_ioreq_server, is added to
let one ioreq server claim/disclaim its responsibility for the
handling of guest pages with p2m type p
>>> On 21.09.16 at 18:57, wrote:
> The NOP functionality will NOP any of the code at
> the 'old_addr' or at 'name' if the 'new_addr' is zero.
> The purpose of this is to NOP out calls, such as:
>
> e8 <4-bytes-offset>
>
> (5 byte insn), or on ARM a 4 byte insn for branching.
>
> We need the EI
On 09/21/2016 05:57 PM, Konrad Rzeszutek Wilk wrote:
With "livepatch: NOP if func->new_addr is zero." that name
makes no more sense as we also NOP now.
Suggested-by: Jan Beulich
Signed-off-by: Konrad Rzeszutek Wilk
Reviewed-by: Ross Lagerwall
___
This run is configured for baseline tests only.
flight 67740 xen-unstable real [real]
http://osstest.xs.citrite.net/~osstest/testlogs/logs/67740/
Regressions :-(
Tests which did not succeed and are blocking,
including tests which could not be run:
test-amd64-amd64-xl-credit2 4 host-ping-check
Andrew Cooper writes ("Re: Problem with Xen 4.5 failing XTF tests on old AMD
cpus ?"):
> It will be because of Gen1 SVM which doesn't have NRIP support. This
> case requires emulation of the invlpg instruction, rather than just
> using the information provided by the intercept.
So it seems that
On Thu, Sep 22, 2016 at 10:50:23AM +0200, Dario Faggioli wrote:
>On Thu, 2016-09-22 at 14:49 +0800, Peng Fan wrote:
>> On Wed, Sep 21, 2016 at 08:11:43PM +0100, Julien Grall wrote:
>> >
>> > Hi Stefano,
>> >
>> > On 21/09/2016 19:13, Stefano Stabellini wrote:
>> > >
>> > > On Wed, 21 Sep 2016, J
On Wed, Sep 21, 2016 at 11:15:35AM +0100, Julien Grall wrote:
>Hello Peng,
>
>On 21/09/16 09:38, Peng Fan wrote:
>>On Tue, Sep 20, 2016 at 01:17:04PM -0700, Stefano Stabellini wrote:
>>>On Tue, 20 Sep 2016, Julien Grall wrote:
On 20/09/2016 20:09, Stefano Stabellini wrote:
>On Tue, 20 Sep 2
On Sun, 2016-09-18 at 12:03 +0800, Wei Yang wrote:
> Dario,
>
> Took a look into your code, some questions as below:
>
Haha, here you are! :-D
> 1. vcpu_wake is split into two cases, the first case is "not in irq"
> and "irq
> enabled". Some reason for this classification? Maybe some background
>
Andrew Cooper writes ("Re: Problem with Xen 4.5 failing XTF tests on old AMD
cpus ?"):
> This is the 4.5 tree missing some fixes:
>
> * 31d961f - x86/hvm: Fix invalidation for emulated invlpg instructions
> (4 months ago)
> * eee511d - x86/svm: Don't unconditionally use a new ASID in
> svm_inv
On 22/09/16 10:27, Peng Fan wrote:
> On Thu, Sep 22, 2016 at 10:50:23AM +0200, Dario Faggioli wrote:
>> On Thu, 2016-09-22 at 14:49 +0800, Peng Fan wrote:
>>> On Wed, Sep 21, 2016 at 08:11:43PM +0100, Julien Grall wrote:
Hi Stefano,
On 21/09/2016 19:13, Stefano Stabellini wrote:
On Thu, 2016-09-22 at 17:27 +0800, Peng Fan wrote:
> On Thu, Sep 22, 2016 at 10:50:23AM +0200, Dario Faggioli wrote:
> > A feature like `xl cpupool-biglittle-split' can still be
> > interesting,
>
> "cpupool-cluster-split" maybe a better name?
>
Yeah, sure, whatever! :-D
> >
> > completely orth
On Thu, 2016-09-22 at 11:12 +0200, Dario Faggioli wrote:
> _Almost_ correct. However, the problem is more that vcpu_wake() can
> happen in response to an IRQ, and when you grab a spinlock in IRQ
> context, you need to disable IRQs.
>
> There is a good explanation of why, here:
>
Ah, sorry, link i
On Thu, Sep 22, 2016 at 10:50:23AM +0200, Dario Faggioli wrote:
>On Thu, 2016-09-22 at 14:49 +0800, Peng Fan wrote:
>> On Wed, Sep 21, 2016 at 08:11:43PM +0100, Julien Grall wrote:
>> >
>> > Hi Stefano,
>> >
>> > On 21/09/2016 19:13, Stefano Stabellini wrote:
>> > >
>> > > On Wed, 21 Sep 2016, J
On Thu, Sep 22, 2016 at 12:38:22AM -0600, Jan Beulich wrote:
> Signed-off-by: Jan Beulich
Reviewed-by: Konrad Rzeszutek Wilk
> ---
> This goes on top of
> https://lists.xenproject.org/archives/html/xen-devel/2016-09/msg02198.html
>
> --- a/xen/arch/x86/x86_emulate/x86_emulate.c
> +++ b/xen/arc
Yi Sun writes ("[v2 3/3] tools & docs: add L2 CAT support in tools and docs."):
> This patch is the xl/xc changes to support Intel L2 CAT
> (Cache Allocation Technology).
>
> The new level option is introduced to original CAT setting
> command in order to set CBM for specified level CAT.
Thanks f
On Thu, Sep 22, 2016 at 10:51:04AM +0100, George Dunlap wrote:
>On 22/09/16 10:27, Peng Fan wrote:
>> On Thu, Sep 22, 2016 at 10:50:23AM +0200, Dario Faggioli wrote:
>>> On Thu, 2016-09-22 at 14:49 +0800, Peng Fan wrote:
On Wed, Sep 21, 2016 at 08:11:43PM +0100, Julien Grall wrote:
>
>
On Thu, Sep 22, 2016 at 08:25:33AM +0100, Ross Lagerwall wrote:
> On 09/21/2016 08:20 PM, Konrad Rzeszutek Wilk wrote:
> > . print a better error code.
> >
> > Reported-by: Andrew Cooper
> > Signed-off-by: Konrad Rzeszutek Wilk
> > ---
> > tools/misc/xen-livepatch.c | 7 +--
> > 1 file chan
On 22/09/16 11:51, George Dunlap wrote:
> On 22/09/16 10:27, Peng Fan wrote:
>> On Thu, Sep 22, 2016 at 10:50:23AM +0200, Dario Faggioli wrote:
>> "cpupool-cluster-split" maybe a better name?
>
> I think we should name this however we name the different types of cpus.
> i.e., if we're going to ca
>>> On 21.09.16 at 16:18, wrote:
> I have found the problem (after hours and hours of gruesome
> debugging with the almighty print) and it seems that this could potentially
> have quite a bit of impact if altp2m is enabled for a guest domain (even if
> the
> functionality is never actively used),
On 22/09/16 11:09, Paul Durrant wrote:
>> -Original Message-
>> From: Xen-devel [mailto:xen-devel-boun...@lists.xen.org] On Behalf Of
>> Juergen Gross
>> Sent: 22 September 2016 10:03
>> To: xen-de...@lists.xenproject.org; net...@vger.kernel.orga; linux-
>> ker...@vger.kernel.org
>> Cc: Jue
On Thu, Sep 22, 2016 at 03:21:00AM -0600, Jan Beulich wrote:
> >>> On 21.09.16 at 18:57, wrote:
> > @@ -325,8 +327,13 @@ static int move_payload(struct payload *payload,
> > struct livepatch_elf *elf)
> > * and .shstrtab. For the non-relocate we allocate and copy these
> > * v
Hi Yi
Thanks for submitting this series. I see that all the actual patches
are not chained to 0/3. It would be better if they show up as replies to
0/3.
The workflow for sending patch series differs from person to person, so
we don't want to dictate how you use your tool. But we have written a
> -Original Message-
> From: Juergen Gross [mailto:jgr...@suse.com]
> Sent: 22 September 2016 11:17
> To: Paul Durrant ; xen-de...@lists.xenproject.org;
> net...@vger.kernel.orga ; linux-
> ker...@vger.kernel.org
> Cc: Wei Liu
> Subject: Re: [Xen-devel] [PATCH resend] xen-netback: switch t
Konrad Rzeszutek Wilk writes ("Re: [PATCH v1 3/3] xen-livepatch: If hypervisor
is not compiled with Livepatching"):
> On Thu, Sep 22, 2016 at 08:25:33AM +0100, Ross Lagerwall wrote:
> > You should save errno since you have an fprintf before you check it.
>
> I am missing something.
>
> Why would
On Sep 22, 2016 02:56, "Jan Beulich" wrote:
>
> >>> On 21.09.16 at 17:30, wrote:
> > What I'm saying is that the guest OS should be in charge of managing
> > its own TLB when VPID is in use. Whether it does flush the TLB or not
> > is not of our concern. If it's a sane OS it will likely flush whe
Ian Jackson writes ("Re: [PATCH v1 3/3] xen-livepatch: If hypervisor is not
compiled with Livepatching"):
> Konrad Rzeszutek Wilk writes ("Re: [PATCH v1 3/3] xen-livepatch: If
> hypervisor is not compiled with Livepatching"):
> > Why would fprintf mess up 'errno' ?
>
> Any libc function is entit
On 09/22/2016 11:12 AM, Konrad Rzeszutek Wilk wrote:
On Thu, Sep 22, 2016 at 08:25:33AM +0100, Ross Lagerwall wrote:
On 09/21/2016 08:20 PM, Konrad Rzeszutek Wilk wrote:
. print a better error code.
Reported-by: Andrew Cooper
Signed-off-by: Konrad Rzeszutek Wilk
---
tools/misc/xen-livepatch
[Trimming the Cc-list quite a bit!]
On Thu, 2016-09-22 at 18:09 +0800, Peng Fan wrote:
> On Thu, Sep 22, 2016 at 10:51:04AM +0100, George Dunlap wrote:
> > I think we should name this however we name the different types of
> > cpus.
> > i.e., if we're going to call these "cpu classes", then we sho
On Sep 22, 2016 03:00, "Jan Beulich" wrote:
>
> >>> On 21.09.16 at 20:26, wrote:
> > So reading through the Intel SDM the following bits are relevant here:
> >
> > 28.3.3.1
> > Operations that Invalidate Cached Mappings
> > The following operations invalidate cached mappings as indicated:
> > ● O
On 22/09/16 12:31, Paul Durrant wrote:
>> -Original Message-
>> From: Juergen Gross [mailto:jgr...@suse.com]
>> Sent: 22 September 2016 11:17
>> To: Paul Durrant ; xen-de...@lists.xenproject.org;
>> net...@vger.kernel.orga ; linux-
>> ker...@vger.kernel.org
>> Cc: Wei Liu
>> Subject: Re: [
On Thu, Sep 22, 2016 at 11:36:40AM +0100, Ian Jackson wrote:
> Ian Jackson writes ("Re: [PATCH v1 3/3] xen-livepatch: If hypervisor is not
> compiled with Livepatching"):
> > Konrad Rzeszutek Wilk writes ("Re: [PATCH v1 3/3] xen-livepatch: If
> > hypervisor is not compiled with Livepatching"):
>
> -Original Message-
> From: Juergen Gross [mailto:jgr...@suse.com]
> Sent: 22 September 2016 11:39
> To: Paul Durrant ; xen-de...@lists.xenproject.org;
> net...@vger.kernel.org; linux-ker...@vger.kernel.org
> Cc: Wei Liu
> Subject: Re: [Xen-devel] [PATCH resend] xen-netback: switch to thr
On Wed, Sep 21, 2016 at 03:42:09AM -0600, Jan Beulich wrote:
> >>> On 20.09.16 at 20:45, wrote:
> > On Tue, Sep 20, 2016 at 07:46:56AM -0600, Jan Beulich wrote:
> >> >>> On 20.09.16 at 12:52, wrote:
[...]
> >> > Do you suggest that I should move out of #ifndef CONFIG_ARM all ebmalloc
> >> > st
On Mon, Sep 19, 2016 at 08:19:39PM -0400, Boris Ostrovsky wrote:
> Load ACPI modules into guest space
>
> Signed-off-by: Boris Ostrovsky
Code-wise:
Acked-by: Wei Liu
There are still some inconsistencies in coding style.
> ---
> Changes in v4:
> * Style updates
>
> tools/libxc/xc_dom_core.c
On Mon, Sep 19, 2016 at 08:19:38PM -0400, Boris Ostrovsky wrote:
> Signed-off-by: Boris Ostrovsky
The code mostly looks good. Some nits below.
> ---
> Changes in v4:
> * Remove allocation-specific fields from struct acpi_ctxt and use
> an enclosing struct libxl_acpi_ctxt.
> * Use private stru
On Thu, Sep 22, 2016 at 11:06:25AM +0200, Juergen Gross wrote:
> Instead of open coding it use the threaded irq mechanism in
> xen-netback.
>
> Signed-off-by: Juergen Gross
Acked-by: Wei Liu
___
Xen-devel mailing list
Xen-devel@lists.xen.org
https://
On September 20, 2016 9:14,
> Hi everyone,
> when I create a vTPM instance and attached to it a VM, I use tpm-tools to
> take thw ownership of the vTPM. Then,
> if I destroy the vTPM and the VM, my expectation is that when I re-create the
> same vTPM attached to the same VM,
> the owership is alr
Hello Peng,
On 22/09/16 10:45, Peng Fan wrote:
On Wed, Sep 21, 2016 at 11:15:35AM +0100, Julien Grall wrote:
Hello Peng,
On 21/09/16 09:38, Peng Fan wrote:
On Tue, Sep 20, 2016 at 01:17:04PM -0700, Stefano Stabellini wrote:
On Tue, 20 Sep 2016, Julien Grall wrote:
On 20/09/2016 20:09, Stefa
On Wed, Sep 21, 2016 at 06:20:16PM -0400, jim burns wrote:
> I didn't get any responses in xen-users, so I'm posting here. My use case is
> as below, but the jist of it is is the qemu option -machine pc,accel=xen
> meant
> to be usable in standalone qemu, or is it only available from a guest
>
Hi Dario,
On 22/09/16 09:43, Dario Faggioli wrote:
On Wed, 2016-09-21 at 20:28 +0100, Julien Grall wrote:
On 21/09/2016 16:45, Dario Faggioli wrote:
This does not seem to match with what has been said at some point
in
this thread... And if it's like that, how's that possible, if the
pcpus' ISA
>>> On 22.09.16 at 12:52, wrote:
> On Wed, Sep 21, 2016 at 03:42:09AM -0600, Jan Beulich wrote:
>> >>> On 20.09.16 at 20:45, wrote:
>> > On Tue, Sep 20, 2016 at 07:46:56AM -0600, Jan Beulich wrote:
>> >> >>> On 20.09.16 at 12:52, wrote:
>
> [...]
>
>> >> > Do you suggest that I should move out
>>> On 22.09.16 at 12:35, wrote:
> On Sep 22, 2016 02:56, "Jan Beulich" wrote:
>>
>> >>> On 21.09.16 at 17:30, wrote:
>> > What I'm saying is that the guest OS should be in charge of managing
>> > its own TLB when VPID is in use. Whether it does flush the TLB or not
>> > is not of our concern. I
Hello Peng,
On 22/09/16 10:27, Peng Fan wrote:
On Thu, Sep 22, 2016 at 10:50:23AM +0200, Dario Faggioli wrote:
On Thu, 2016-09-22 at 14:49 +0800, Peng Fan wrote:
On Wed, Sep 21, 2016 at 08:11:43PM +0100, Julien Grall wrote:
A feature like `xl cpupool-biglittle-split' can still be interesting,
On Thu, Sep 22, 2016 at 10:12 AM, Yu Zhang wrote:
>
>
> On 9/21/2016 9:04 PM, George Dunlap wrote:
>>
>> On Fri, Sep 9, 2016 at 6:51 AM, Yu Zhang
>> wrote:
On 9/2/2016 6:47 PM, Yu Zhang wrote:
>
> A new HVMOP - HVMOP_map_mem_type_to_ioreq_server, is added to
> let one ioreq
>>> On 22.09.16 at 12:39, wrote:
> On Sep 22, 2016 03:00, "Jan Beulich" wrote:
>>
>> >>> On 21.09.16 at 20:26, wrote:
>> > So reading through the Intel SDM the following bits are relevant here:
>> >
>> > 28.3.3.1
>> > Operations that Invalidate Cached Mappings
>> > The following operations inval
On Sep 22, 2016 05:27, "Jan Beulich" wrote:
>
> >>> On 22.09.16 at 12:35, wrote:
> > On Sep 22, 2016 02:56, "Jan Beulich" wrote:
> >>
> >> >>> On 21.09.16 at 17:30, wrote:
> >> > What I'm saying is that the guest OS should be in charge of managing
> >> > its own TLB when VPID is in use. Whether
On Wed, Sep 21, 2016 at 03:37:52AM -0600, Jan Beulich wrote:
> >>> On 20.09.16 at 20:00, wrote:
> > OK, I did some more tests and found out that after patch "efi: build
> > xen.gz with EFI code" we have following xen ELF file:
> >
> > Program Headers:
> > Type Offset VirtAddr PhysA
>>> On 22.09.16 at 13:45, wrote:
> However, I am still not sure why do not you want change currently
> existing solution used to calculate end of image address. I showed
> that it is easy to break. So, why we must live with it?
I didn't say it needs to remain that way. All I said is that I don't
flight 101086 xen-unstable real [real]
http://logs.test-lab.xenproject.org/osstest/logs/101086/
Regressions :-(
Tests which did not succeed and are blocking,
including tests which could not be run:
test-amd64-amd64-pygrub 9 debian-di-installfail REGR. vs. 101069
Regressions which
On Thu, Sep 22, 2016 at 05:25:46AM -0600, Jan Beulich wrote:
> >>> On 22.09.16 at 12:52, wrote:
> > On Wed, Sep 21, 2016 at 03:42:09AM -0600, Jan Beulich wrote:
> >> >>> On 20.09.16 at 20:45, wrote:
> >> > On Tue, Sep 20, 2016 at 07:46:56AM -0600, Jan Beulich wrote:
> >> >> >>> On 20.09.16 at 12:
Missed in commit d076a2a and commit bd6092e.
Signed-off-by: Markus Armbruster
---
docs/xen-save-devices-state.txt | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/docs/xen-save-devices-state.txt b/docs/xen-save-devices-state.txt
index 92e08db..a72ecc8 100644
--- a/docs/xen-sav
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
x86 implements all of them by default - and we just
add two extra HAS_ variables to be declared in autoconf.h.
ARM 64 only has alternative while ARM 32 has none of them.
And while at it change the livepatch common code that
would benef
From: Juergen Gross
Date: Thu, 22 Sep 2016 11:06:25 +0200
> Instead of open coding it use the threaded irq mechanism in
> xen-netback.
>
> Signed-off-by: Juergen Gross
Applied to net-next, thanks.
___
Xen-devel mailing list
Xen-devel@lists.xen.org
h
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
The current byte sequence is '0xcc' which makes sense on x86,
but on ARM it is:
stclgt 12, cr12, [ip], {204} ; 0xcc
Picking something more ARM applicable such as:
efefefefsvc 0x00efefef
Creates a nice c
- Original Message -
> Missed in commit d076a2a and commit bd6092e.
>
> Signed-off-by: Markus Armbruster
> ---
Reviewed-by: Marc-André Lureau
> docs/xen-save-devices-state.txt | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/docs/xen-save-devices-state.txt
>
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
No functional change. We resist the temptation to move
the entries in the Kconfig file to be more in alphabetical
order as the "arm/x86/common: Add HAS_[ALTERNATIVE|EX_TABLE]"
will move one of the entries to common file.
Suggested-by: J
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
[...]
diff --git a/docs/misc/livepatch.markdown b/docs/misc/livepatch.markdown
index f2ae52a..ff2cfb8 100644
--- a/docs/misc/livepatch.markdown
+++ b/docs/misc/livepatch.markdown
@@ -1108,7 +1108,7 @@ and no .data or .bss sections.
Th
From: Shannon Zhao
Construct GTDT table with the interrupt information of timers.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm_acpi.c | 38 ++
1 file changed, 38 insertions(+)
diff --git a/tools/libxl/libxl_arm_acpi.c b/tool
From: Shannon Zhao
It only constructs the ACPI tables for 64-bit ARM DomU when user enables
acpi because 32-bit DomU doesn't support ACPI. And the generation codes
are only built for 64-bit toolstack.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/Makefile| 7
From: Shannon Zhao
Construct ACPI RSDP table and add a helper to calculate the ACPI table
checksum.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm_acpi.c | 39 +++
1 file changed, 39 insertions(+)
diff --git a/tools/libxl/libx
From: Shannon Zhao
Estimate the size of ACPI tables and reserve a memory map space for ACPI
tables.
Signed-off-by: Shannon Zhao
---
tools/libxl/libxl_arm_acpi.c | 98
xen/include/acpi/actbl1.h| 2 +
2 files changed, 100 insertions(+)
diff --gi
From: Shannon Zhao
It uses static DSDT table like the way x86 uses. Currently the DSDT
table only contains processor device objects and it generates the
maximal objects which so far is 128.
While the GUEST_MAX_VCPUS is defined under __XEN__ or __XEN_TOOLS__, it
needs to add -D__XEN_TOOLS__ to co
From: Shannon Zhao
Add macros for HVM_PARAM_CALLBACK_TYPE_PPI operation values and update
them in evtchn_fixup().
Also use HVM_PARAM_CALLBACK_IRQ_TYPE_MASK in hvm_set_callback_via().
Cc: Jan Beulich
Cc: Andrew Cooper
Signed-off-by: Shannon Zhao
---
xen/arch/arm/domain_build.c | 9 ++
From: Shannon Zhao
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm_acpi.c | 23 +++
1 file changed, 23 insertions(+)
diff --git a/tools/libxl/libxl_arm_acpi.c b/tools/libxl/libxl_arm_acpi.c
index 8716a81..9f26d0f 100644
--- a/tools/libxl/libxl_
From: Shannon Zhao
Rename finalise_one_memory_node to finalise_one_node and pass the node
name via function parameter.
This is useful for adding ACPI module which will be added by a later
patch.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm.c | 8
1 fi
From: Shannon Zhao
Factor MPIDR computing codes out as a helper, so it could be shared
between DT and ACPI.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm.c | 8 +---
tools/libxl/libxl_arm.h | 11 +++
2 files changed, 12 insertions(+), 7 deletions(-)
From: Shannon Zhao
Copy the static DSDT table into ACPI blob.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm_acpi.c | 10 ++
1 file changed, 10 insertions(+)
diff --git a/tools/libxl/libxl_arm_acpi.c b/tools/libxl/libxl_arm_acpi.c
index 9f26d0f..9c4005f
From: Shannon Zhao
Here it adds the ACPI tables size to set the target maxmem to avoid
providing less available memory for guest.
Signed-off-by: Shannon Zhao
---
tools/libxl/libxl_arch.h| 4
tools/libxl/libxl_arm.c | 16
tools/libxl/libxl_arm.h |
From: Shannon Zhao
The design of this feature is described as below.
Firstly, the toolstack (libxl) generates the ACPI tables according the
number of vcpus and gic controller.
Then, it copies these ACPI tables to DomU non-RAM memory map space and
passes them to UEFI firmware through the "ARM mul
From: Shannon Zhao
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm_acpi.c | 30 ++
1 file changed, 30 insertions(+)
diff --git a/tools/libxl/libxl_arm_acpi.c b/tools/libxl/libxl_arm_acpi.c
index 421128a..eb62096 100644
--- a/tools/libxl
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
Those symbols are used to help final linkers to replace insn.
The ARM ELF specification mandates that they are present
to denote the start of certain CPU features. There are two
variants of it - short and long format.
Either way - we ca
From: Shannon Zhao
Since the existing configuration option "u.hvm.acpi" is x86 specific and
we want to reuse it on ARM as well, add a unified option "acpi" for
x86 and ARM, and for ARM it's disabled by default.
Signed-off-by: Shannon Zhao
Acked-by: Wei Liu
---
docs/man/xl.cfg.pod.5.in | 1
From: Shannon Zhao
The guest kernel will get the event channel interrupt information via
domain param HVM_PARAM_CALLBACK_IRQ. Initialize it here.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm.c | 14 ++
tools/libxl/libxl_internal.h | 3 +++
2 f
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
diff --git a/xen/include/asm-arm/livepatch.h b/xen/include/asm-arm/livepatch.h
index 929c7d9..482d74f 100644
--- a/xen/include/asm-arm/livepatch.h
+++ b/xen/include/asm-arm/livepatch.h
@@ -6,6 +6,8 @@
#ifndef __XEN_ARM_LIVEPATCH_H__
#d
From: Shannon Zhao
Add the ARM Multiboot module for ACPI, so UEFI or DomU can get the base
address of ACPI tables from it.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
docs/misc/arm/device-tree/acpi.txt | 24
tools/libxl/libxl_arm.c| 24 +
From: Shannon Zhao
According to the GIC version, construct the MADT table.
Signed-off-by: Shannon Zhao
Acked-by: Julien Grall
---
tools/libxl/libxl_arm_acpi.c | 84
1 file changed, 84 insertions(+)
diff --git a/tools/libxl/libxl_arm_acpi.c b/tools
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
This is similar to commit fb9d877a9c0f3d4d15db8f6e0c5506ea641862c6
"xen/arm64: Add an helper to invalidate all instruction caches"
except it is on ARM32 side.
When we are flushing the cache we are most likley also want
s/likley/likely
>>> On 22.09.16 at 14:07, wrote:
> On Thu, Sep 22, 2016 at 05:25:46AM -0600, Jan Beulich wrote:
>> >>> On 22.09.16 at 12:52, wrote:
>> > On Wed, Sep 21, 2016 at 03:42:09AM -0600, Jan Beulich wrote:
>> >> >>> On 20.09.16 at 20:45, wrote:
>> >> > On Tue, Sep 20, 2016 at 07:46:56AM -0600, Jan Beuli
Hi Konrad,
On 21/09/16 18:32, Konrad Rzeszutek Wilk wrote:
To use as a common way of testing alternative patching for
livepatches. Both architectures have this FEATURE and the
test-cases can piggyback on that.
Suggested-by: Julien Grall
Signed-off-by: Konrad Rzeszutek Wilk
For the ARM part:
1 - 100 of 200 matches
Mail list logo
