Add the PCIe EP node for ls1046a.
Signed-off-by: Xiaowei Bao
---
arch/arm/dts/fsl-ls1046a.dtsi | 33 +
1 file changed, 33 insertions(+)
diff --git a/arch/arm/dts/fsl-ls1046a.dtsi b/arch/arm/dts/fsl-ls1046a.dtsi
index fdf93fd..e4b4a8e 100644
--- a/arch/arm/dts
Some EP deivces need to initialize before RC scan it, e.g. NXP
layerscape platform, so add the init function in pci_ep uclass.
Signed-off-by: Xiaowei Bao
---
common/board_r.c | 12
drivers/pci_endpoint/pci_ep-uclass.c | 11 +++
include/init.h
Add the multiple function support for Layerscape platform, some PEXs
of Layerscaple platform have more than one PF.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape.c| 6 +-
drivers/pci/pcie_layerscape.h| 21 +--
drivers/pci/pcie_layerscape_ep.c | 119
Split the RC and EP driver, and reimplement the EP driver base on
the EP framework.
Signed-off-by: Xiaowei Bao
---
drivers/pci/Makefile| 2 +-
drivers/pci/pcie_layerscape.c | 492 +++-
drivers/pci/pcie_layerscape.h | 44
Add the PCIe EP mode support for lx2160a-v2 platform.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape.h| 9 -
drivers/pci/pcie_layerscape_ep.c | 8 +++-
2 files changed, 15 insertions(+), 2 deletions(-)
diff --git a/drivers/pci/pcie_layerscape.h b/drivers/pci
The VF_BARn_REG register's Prefetchable and Type bit fields
are overwritten by a write to VF's BAR Mask register.
workaround: Before writing to the VF_BARn_MASK_REG register,
write 0b to the PCIE_MISC_CONTROL_1_OFF register.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscap
Due to the ls2085a and ls2080a use difference way to set the BAR size,
so add the BAR size init code here.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape_ep.c | 18 +-
1 file changed, 13 insertions(+), 5 deletions(-)
diff --git a/drivers/pci/pcie_layerscape_ep.c b
Modify the ls_pcie_dump_atu function, make it can print the INBOUND
windows registers.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape.c| 25 +
drivers/pci/pcie_layerscape.h| 2 +-
drivers/pci/pcie_layerscape_ep.c | 3 +++
drivers/pci
Add the INBOUND configuration for VFs of PF.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape.c| 8 +---
drivers/pci/pcie_layerscape.h| 13 -
drivers/pci/pcie_layerscape_ep.c | 34 +-
3 files changed, 42 insertions(+), 13
Add the SPI_FLASH_BAR for the ESPI controller of FSL, this entry
is missed by commit 6d825178364.
Signed-off-by: Xiaowei Bao
---
v2:
- Modify the commit message.
drivers/spi/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig
index 8dd3213
> -Original Message-
> From: Xiaowei Bao
> Sent: 2019年5月22日 18:19
> To: Bin Meng ; Ramon Fried
> ; Simon Glass
> Cc: M.h. Lian ; Z.q. Hou ;
> Mingkai Hu ; Hongbo Wang
> ; York Sun ;
> u-boot@lists.denx.de; Jiafei Pan
> Subject: RE: [EXT] Re: [U-Boot] [PAT
> -Original Message-
> From: Ramon Fried
> Sent: 2019年11月20日 2:50
> To: Xiaowei Bao
> Cc: Bin Meng ; Simon Glass ;
> M.h. Lian ; Z.q. Hou ;
> Mingkai Hu ; Hongbo Wang
> ; York Sun ;
> u-boot@lists.denx.de
> Subject: Re: [EXT] Re: [U-Boot] [PATCHv2 1/2
From: Yinbo Zhu
This patch is to define esdhc_status_fixup function for ls1028a to disable
SDHC1/SDHC2 status in device tree node if not selected.
Signed-off-by: Yinbo Zhu
Signed-off-by: Xiaowei Bao
Signed-off-by: Yangbo Lu
---
.../include/asm/arch-fsl-layerscape/immap_lsch3.h | 5
nt: 2019年8月23日 4:48
> To: Xiaowei Bao
> Cc: w...@denx.de; Ruchika Gupta ; Shengzhou Liu
> ; ja...@amarulasolutions.com; Prabhakar
> Kushwaha ; u-boot@lists.denx.de; Jiafei
> Pan ; Chuanhua Han
> Subject: Re: [U-Boot] [PATCH v5 1/5] spl: dm: disable SPI DM flash for
> non-DM SPL
Miss the SPI_FLASH_BAR for the ESPI controller of FSL.
Signed-off-by: Xiaowei Bao
---
drivers/spi/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig
index b8ca2bd..7003569 100644
--- a/drivers/spi/Kconfig
+++ b/drivers/spi/Kconfig
@@ -367,6
> -Original Message-
> From: Priyanka Jain
> Sent: 2019年10月22日 17:45
> To: Xiaowei Bao ; Jagdish Gediya
> ; ja...@amarulasolutions.com;
> u-boot@lists.denx.de
> Cc: Xiaowei Bao
> Subject: RE: [U-Boot] [PATCH] configs: spi: Miss the SPI_FLASH_BAR for ESPI
&
> -Original Message-
> From: Schrempf Frieder
> Sent: 2019年10月22日 21:03
> To: Lukasz Majewski ; Xiaowei Bao
> ; u-boot@lists.denx.de
> Subject: Re: [U-Boot] [PATCH v5 1/5] spl: dm: disable SPI DM flash for
> non-DM SPL
>
> Hi Lukasz, hi Xiaowei,
>
> O
> -Original Message-
> From: Jagan Teki
> Sent: 2019年10月24日 3:40
> To: Xiaowei Bao
> Cc: Priyanka Jain ; Jagdish Gediya
> ; u-boot@lists.denx.de
> Subject: Re: [U-Boot] [PATCH] configs: spi: Miss the SPI_FLASH_BAR for ESPI
>
> On Tue, Oct 22, 2019 at 3
Add the SPI DM support for PPC.
depends on: http://patchwork.ozlabs.org/project/uboot/list/?series=127282
Xiaowei Bao (29):
dts: P1020: Add ESPI DT nodes
dts: P1020RDB: Add ESPI slave device node
configs: P1020RDB: Enable ESPI driver
dts: P2020: Add ESPI DT nodes
dts: P2020RDB: Add
Add ESPI slave node for P1020RDB.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p1020rdb-pc.dts | 15 +++
arch/powerpc/dts/p1020rdb-pc_36b.dts | 15 +++
arch/powerpc/dts/p1020rdb-pd.dts | 15 +++
3 files changed, 45 insertions(+)
diff --git a/arch
Add ESPI slave node for T1024RDB.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/t1024rdb.dts | 15 +++
1 file changed, 15 insertions(+)
diff --git a/arch/powerpc/dts/t1024rdb.dts b/arch/powerpc/dts/t1024rdb.dts
index 19a6652..5a45b1b 100644
--- a/arch/powerpc/dts/t1024rdb.dts
Enable the DM ESPI driver in P1020RDB defconfig.
Signed-off-by: Xiaowei Bao
---
configs/P1020RDB-PC_36BIT_NAND_defconfig | 2 ++
configs/P1020RDB-PC_36BIT_SDCARD_defconfig | 2 ++
configs/P1020RDB-PC_36BIT_SPIFLASH_defconfig | 2 ++
configs/P1020RDB-PC_36BIT_defconfig | 2
Add ESPI controller DT node for P1020.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p1020-post.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/p1020-post.dtsi b/arch/powerpc/dts/p1020-post.dtsi
index 1e5e678..efb104f 100644
--- a/arch/powerpc/dts/p1020
Add ESPI slave node for P3041DS.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p3041ds.dts | 14 ++
1 file changed, 14 insertions(+)
diff --git a/arch/powerpc/dts/p3041ds.dts b/arch/powerpc/dts/p3041ds.dts
index c30bf7a..5d1bac2 100644
--- a/arch/powerpc/dts/p3041ds.dts
+++ b
Enable the DM ESPI driver in P4080DS defconfig.
Signed-off-by: Xiaowei Bao
---
configs/P4080DS_SDCARD_defconfig | 2 ++
configs/P4080DS_SPIFLASH_defconfig | 2 ++
configs/P4080DS_defconfig | 2 ++
3 files changed, 6 insertions(+)
diff --git a/configs/P4080DS_SDCARD_defconfig b
Add ESPI controller DT node for P4080.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p4080.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/p4080.dtsi b/arch/powerpc/dts/p4080.dtsi
index ab76680..2c27897 100644
--- a/arch/powerpc/dts/p4080.dtsi
+++ b/arch
Add ESPI slave node for P2041RDB.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p2041rdb.dts | 14 ++
1 file changed, 14 insertions(+)
diff --git a/arch/powerpc/dts/p2041rdb.dts b/arch/powerpc/dts/p2041rdb.dts
index 6e9d9c0..505c74d 100644
--- a/arch/powerpc/dts/p2041rdb.dts
Add ESPI controller DT node for P5040.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p5040.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/p5040.dtsi b/arch/powerpc/dts/p5040.dtsi
index 8ab123d..1facd9b 100644
--- a/arch/powerpc/dts/p5040.dtsi
+++ b/arch
Enable the DM ESPI driver in P5040DS defconfig.
Signed-off-by: Xiaowei Bao
---
configs/P5040DS_NAND_defconfig | 2 ++
configs/P5040DS_SDCARD_defconfig | 2 ++
configs/P5040DS_SPIFLASH_defconfig | 2 ++
configs/P5040DS_defconfig | 2 ++
4 files changed, 8 insertions(+)
diff --git
Enable the DM ESPI driver in P3041DS defconfig.
Signed-off-by: Xiaowei Bao
---
configs/P3041DS_NAND_defconfig | 2 ++
configs/P3041DS_SDCARD_defconfig | 2 ++
configs/P3041DS_SPIFLASH_defconfig | 2 ++
configs/P3041DS_defconfig | 2 ++
4 files changed, 8 insertions(+)
diff --git
Add ESPI controller DT node for P2041.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p2041.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/p2041.dtsi b/arch/powerpc/dts/p2041.dtsi
index 55f7adc..0de3c79 100644
--- a/arch/powerpc/dts/p2041.dtsi
+++ b/arch
Add ESPI slave node for P5040DS.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p5040ds.dts | 14 ++
1 file changed, 14 insertions(+)
diff --git a/arch/powerpc/dts/p5040ds.dts b/arch/powerpc/dts/p5040ds.dts
index 723d31d..0e1308a 100644
--- a/arch/powerpc/dts/p5040ds.dts
+++ b
Add ESPI slave node for T4240RDB.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/t4240rdb.dts | 15 +++
1 file changed, 15 insertions(+)
diff --git a/arch/powerpc/dts/t4240rdb.dts b/arch/powerpc/dts/t4240rdb.dts
index f67d7ce..635065a 100644
--- a/arch/powerpc/dts/t4240rdb.dts
Add ESPI slave node for P4080DS.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p4080ds.dts | 14 ++
1 file changed, 14 insertions(+)
diff --git a/arch/powerpc/dts/p4080ds.dts b/arch/powerpc/dts/p4080ds.dts
index 15a0f66..62a0f98 100644
--- a/arch/powerpc/dts/p4080ds.dts
+++ b
Add ESPI controller DT node for T102x.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/t102x.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/t102x.dtsi b/arch/powerpc/dts/t102x.dtsi
index c49fd21..8f339f6 100644
--- a/arch/powerpc/dts/t102x.dtsi
+++ b/arch
Add ESPI controller DT node for T104x.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/t104x.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/t104x.dtsi b/arch/powerpc/dts/t104x.dtsi
index 5998967..4fd3601 100644
--- a/arch/powerpc/dts/t104x.dtsi
+++ b/arch
Enable the DM ESPI driver in P2020RDB defconfig.
Signed-off-by: Xiaowei Bao
---
configs/P2020RDB-PC_36BIT_NAND_defconfig | 2 ++
configs/P2020RDB-PC_36BIT_SDCARD_defconfig | 2 ++
configs/P2020RDB-PC_36BIT_SPIFLASH_defconfig | 2 ++
configs/P2020RDB-PC_36BIT_defconfig | 2
Add ESPI slave node for T1042D4RDB.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/t1042d4rdb.dts | 15 +++
1 file changed, 15 insertions(+)
diff --git a/arch/powerpc/dts/t1042d4rdb.dts b/arch/powerpc/dts/t1042d4rdb.dts
index 16a8ed4..3584c06 100644
--- a/arch/powerpc/dts
Add ESPI controller DT node for P3041.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p3041.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/p3041.dtsi b/arch/powerpc/dts/p3041.dtsi
index 197896d..352d7d4 100644
--- a/arch/powerpc/dts/p3041.dtsi
+++ b/arch
Add ESPI controller DT node for P2020.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p2020-post.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/p2020-post.dtsi b/arch/powerpc/dts/p2020-post.dtsi
index f696f35..a169340 100644
--- a/arch/powerpc/dts/p2020
Enable the DM ESPI driver in T1024RDB defconfig.
Signed-off-by: Xiaowei Bao
---
configs/T1024RDB_NAND_defconfig | 2 ++
configs/T1024RDB_SDCARD_defconfig | 2 ++
configs/T1024RDB_SPIFLASH_defconfig | 2 ++
configs/T1024RDB_defconfig | 2 ++
4 files changed, 8 insertions(+)
diff
Enable the DM ESPI driver in P2041RDB defconfig.
Signed-off-by: Xiaowei Bao
---
configs/P2041RDB_NAND_defconfig | 2 ++
configs/P2041RDB_SDCARD_defconfig | 2 ++
configs/P2041RDB_SPIFLASH_defconfig | 2 ++
configs/P2041RDB_defconfig | 2 ++
4 files changed, 8 insertions(+)
diff
Enable the DM ESPI driver in T1042D4RDB defconfig.
Signed-off-by: Xiaowei Bao
---
configs/T1042D4RDB_NAND_defconfig | 2 ++
configs/T1042D4RDB_SDCARD_defconfig | 2 ++
configs/T1042D4RDB_SPIFLASH_defconfig | 2 ++
configs/T1042D4RDB_defconfig | 2 ++
4 files changed, 8 insertions
Add ESPI controller DT node for T4240.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/t4240.dtsi | 9 +
1 file changed, 9 insertions(+)
diff --git a/arch/powerpc/dts/t4240.dtsi b/arch/powerpc/dts/t4240.dtsi
index fc34974..1158a92 100644
--- a/arch/powerpc/dts/t4240.dtsi
+++ b/arch
Enable the DM ESPI driver in T2080RDB defconfig.
Signed-off-by: Xiaowei Bao
---
configs/T2080RDB_NAND_defconfig | 2 ++
configs/T2080RDB_SDCARD_defconfig | 2 ++
configs/T2080RDB_SPIFLASH_defconfig | 2 ++
configs/T2080RDB_defconfig | 2 ++
4 files changed, 8 insertions(+)
diff
Add ESPI slave node for T2080RDB.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/t2080rdb.dts | 15 +++
1 file changed, 15 insertions(+)
diff --git a/arch/powerpc/dts/t2080rdb.dts b/arch/powerpc/dts/t2080rdb.dts
index 49c1765..34ec6a7 100644
--- a/arch/powerpc/dts/t2080rdb.dts
Enable the DM ESPI driver in T4240RDB defconfig.
Signed-off-by: Xiaowei Bao
---
configs/T4240RDB_SDCARD_defconfig | 2 ++
configs/T4240RDB_defconfig| 2 ++
2 files changed, 4 insertions(+)
diff --git a/configs/T4240RDB_SDCARD_defconfig
b/configs/T4240RDB_SDCARD_defconfig
index df308d4
Add ESPI slave node for P2020RDB.
Signed-off-by: Xiaowei Bao
---
arch/powerpc/dts/p2020rdb-pc.dts | 15 +++
arch/powerpc/dts/p2020rdb-pc_36b.dts | 15 +++
2 files changed, 30 insertions(+)
diff --git a/arch/powerpc/dts/p2020rdb-pc.dts b/arch/powerpc/dts/p2020rdb
> -Original Message-
> From: Priyanka Jain
> Sent: 2019年12月23日 18:43
> To: Xiaowei Bao ; M.h. Lian
> ; Z.q. Hou ; Mingkai Hu
> ; Jagdish Gediya ; Pankaj
> Bansal ; u-boot@lists.denx.de
> Cc: Xiaowei Bao
> Subject: RE: [U-Boot] [PATCH 1/3] PCI: layerscape: Ad
> -Original Message-
> From: Xiaowei Bao
> Sent: 2019年10月23日 11:26
> To: Schrempf Frieder ; Lukasz Majewski
> ; u-boot@lists.denx.de
> Subject: RE: [U-Boot] [PATCH v5 1/5] spl: dm: disable SPI DM flash for
> non-DM SPL
>
>
>
> > -Original Mes
The DSPI node of DTS in kernel is spi, so fix the "/soc/dspi@"
ot "/soc/spi@".
The DSPI2 and I2C5 is muxed, and the DSPI2 default status is okay,
so must set the DSPI2 status is disabled if the pin use to I2C5.
Signed-off-by: Xiaowei Bao
---
board/freescale/lx
y, set the status of DSPI2 node is disabled if it
used to I2C5.
Signed-off-by: Xiaowei Bao
---
v2:
- Modify the subject and commit message.
board/freescale/lx2160a/lx2160a.c | 12 +++-
1 file changed, 7 insertions(+), 5 deletions(-)
diff --git a/board/freescale/lx2160a/lx2160a.c
b/boa
y, set the status of DSPI2 node is disabled if it
used to I2C5.
Signed-off-by: Xiaowei Bao
---
v2:
- Modify the subject and commit message.
v3:
- Modify the Copyright.
board/freescale/lx2160a/lx2160a.c | 14 --
1 file changed, 8 insertions(+), 6 deletions(-)
diff --git a/boa
y, set the status of DSPI2 node is disabled if it
used to I2C5.
Signed-off-by: Xiaowei Bao
---
v2:
- Modify the subject and commit message.
board/freescale/lx2160a/lx2160a.c | 12 +++-
1 file changed, 7 insertions(+), 5 deletions(-)
diff --git a/board/freescale/lx2160a/lx2160a.c
b/boa
So set the status of DSPI2 node in kernel dts to
disabled if it is muxed as I2C5.
Signed-off-by: Xiaowei Bao
---
v2:
- Modify the subject and commit message.
v3:
- Modify the Copyright.
v4:
- Modify the commit message.
board/freescale/lx2160a/lx2160a.c | 14 --
1 file changed
Modify the RC and EP mode judge method, save the mode as a variable,
the variable will be used by other function.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape.c | 18 --
drivers/pci/pcie_layerscape.h |1 +
2 files changed, 9 insertions(+), 10 deletions
Don't scan the bus when the PEX work in EP mode.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape.c |3 +++
1 files changed, 3 insertions(+), 0 deletions(-)
diff --git a/drivers/pci/pcie_layerscape.c b/drivers/pci/pcie_layerscape.c
index 17cba46..db1375a 100644
--- a/driver
Add the dts fixup when PCI controller work diffferent mode.
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape_fixup.c | 25 +++--
1 files changed, 23 insertions(+), 2 deletions(-)
diff --git a/drivers/pci/pcie_layerscape_fixup.c
b/drivers/pci
-Original Message-
From: York Sun
Sent: 2018年11月2日 22:53
To: Xiaowei Bao ; M.h. Lian ; Z.q.
Hou ; Mingkai Hu ;
bmeng...@gmail.com; yamada.masah...@socionext.com; u-boot@lists.denx.de
Cc: Jiafei Pan
Subject: Re: [U-Boot] [PATCH 3/3] pci: layerscape: Add the dts fixup for EP and
RC
From: Bao Xiaowei
modify the include/configs/ls1046aqds.h file, according to the latest
partion rules, norflash nandflash dspiflash detailed partion as follows:
mtd0: 0010 0002 "nor_bank0_rcw"
mtd1: 0020 0002 "nor_bank0_uboot"
mtd2: 0010 0002 "nor_bank0_uboot_env"
mtd3: 0
From: Bao Xiaowei
modify the include/configs/ls1046aqds.h file, according to the latest
partion rules, norflash nandflash dspiflash detailed partion as follows:
mtd0: 0010 0002 "nor_bank0_rcw"
mtd1: 0020 0002 "nor_bank0_uboot"
mtd2: 0010 0002 "nor_bank0_uboot_env"
mtd3: 0
From: Bao Xiaowei
modify the include/configs/ls1046aqds.h file, according to the latest
partion rules, norflash nandflash dspiflash detailed partion as follows:
mtd0: 0010 0002 "nor_bank0_rcw"
mtd1: 0020 0002 "nor_bank0_uboot"
mtd2: 0010 0002 "nor_bank0_uboot_env"
mtd3: 0
From: Bao Xiaowei
modify the include/configs/ls1046aqds.h file, according to the latest
partion rules, norflash nandflash dspiflash detailed partion as follows:
mtd0: 0010 0002 "nor_bank0_rcw"
mtd1: 0020 0002 "nor_bank0_uboot"
mtd2: 0010 0002 "nor_bank0_uboot_env"
mtd3: 0
From: Bao Xiaowei
modify the include/configs/ls1046aqds.h file, according to the latest
partion rules, norflash nandflash dspiflash detailed partion as follows:
mtd0: 0010 0002 "nor_bank0_rcw"
mtd1: 0020 0002 "nor_bank0_uboot"
mtd2: 0010 0002 "nor_bank0_uboot_env"
mtd3: 0
ndard for the layerscape
platform.
thanks
-Original Message-
From: York Sun
Sent: Tuesday, August 08, 2017 6:31 AM
To: Xiaowei Bao ; Mingkai Hu ; Sumit
Garg ; u-boot@lists.denx.de
Subject: Re: [U-Boot] [PATCH] ls1046aqds: update the defaule mtdparts
On 07/12/2017 04:44 AM, xiaowei.bao
.
Thanks
-Original Message-
From: York Sun
Sent: Tuesday, August 08, 2017 6:56 AM
To: Xiaowei Bao ; u-boot@lists.denx.de; Priyanka Jain
; Z.q. Hou ; M.h. Lian
; s...@chromium.org
Subject: Re: [PATCH] armv8: layerscape platform pcie link up state judgment
strongly
On 08/02/2017 07:58
reason, the
different boot mode need different pbl.bin, and the Qspi is only 16M, our
partition rule is 64M include all of images, so did not do partition of Qspi.
Thanks
-Original Message-
From: York Sun
Sent: Wednesday, August 09, 2017 12:41 AM
To: Xiaowei Bao ; Mingkai Hu ; Sumit
Garg
Hi York,
I will add the inline comment in the patch, send it to you later.
thanks
-Original Message-
From: York Sun
Sent: Wednesday, August 09, 2017 12:14 AM
To: Xiaowei Bao ; u-boot@lists.denx.de; Priyanka Jain
; Z.q. Hou ; M.h. Lian
; s...@chromium.org
Subject: Re: [PATCH] armv8
Hi York,
I have add the inline comment in the new patch and have sent to you, please
review it.
Thanks
-Original Message-
From: Xiaowei Bao
Sent: Friday, August 11, 2017 9:39 AM
To: York Sun ; u-boot@lists.denx.de; Priyanka Jain
; Z.q. Hou ; M.h. Lian
; s...@chromium.org
Subject: RE
Hi York,
Yes, it is my mean, I am not brief enough to express, thank you correct me.
Thanks
-Original Message-
From: York Sun
Sent: Tuesday, August 15, 2017 11:20 PM
To: Xiaowei Bao ; u-boot@lists.denx.de; Priyanka Jain
; Z.q. Hou ; M.h. Lian
; s...@chromium.org
Subject: Re: [PATCH
Hi york,
Yes, I think so.
Thanks
-Original Message-
From: York Sun
Sent: Thursday, August 17, 2017 12:15 AM
To: Xiaowei Bao ; Mingkai Hu ; Sumit
Garg ; u-boot@lists.denx.de
Subject: Re: [U-Boot] [PATCH] ls1046aqds: update the defaule mtdparts
On 08/08/2017 07:27 PM, Xiaowei Bao wrote
> -Original Message-
> From: York Sun
> Sent: Thursday, November 09, 2017 5:46 AM
> To: Joakim Tjernlund ; Xiaowei Bao
>
> Cc: w...@denx.de; Mingkai Hu ;
> tony.obr...@alliedtelesis.co.nz; u-boot@lists.denx.de; Z.q. Hou
> ; hamish.mar...@alliedtelesis.co.nz; M.
uesday, August 29, 2017 1:15 AM
To: Xiaowei Bao
Cc: Joakim Tjernlund ; u-boot@lists.denx.de
Subject: Re: FSL PCIe LTSSM >= PCI_LTSSM_L0 equals link up
+Xiaowei
On 08/28/2017 10:09 AM, Joakim Tjernlund wrote:
> On Mon, 2017-08-28 at 16:55 +, York Sun wrote:
>> On 08/28/2017 09:48 AM
hanks
-Original Message-
From: Joakim Tjernlund [mailto:joakim.tjernl...@infinera.com]
Sent: Tuesday, August 29, 2017 2:45 PM
To: Xiaowei Bao ; York Sun
Cc: u-boot@lists.denx.de
Subject: Re: FSL PCIe LTSSM >= PCI_LTSSM_L0 equals link up
On Tue, 2017-08-29 at 03:19 +, Xiaowei Bao wro
-Original Message-
From: Joakim Tjernlund [mailto:joakim.tjernl...@infinera.com]
Sent: Tuesday, August 29, 2017 6:27 PM
To: Xiaowei Bao ; York Sun
Cc: u-boot@lists.denx.de
Subject: Re: FSL PCIe LTSSM >= PCI_LTSSM_L0 equals link up
On Tue, 2017-08-29 at 09:53 +0000, Xiaowei Bao wrote:
&
ssage-
From: Joakim Tjernlund [mailto:joakim.tjernl...@infinera.com]
Sent: Tuesday, August 29, 2017 6:50 PM
To: Xiaowei Bao ; York Sun
Cc: u-boot@lists.denx.de
Subject: Re: FSL PCIe LTSSM >= PCI_LTSSM_L0 equals link up
On Tue, 2017-08-29 at 10:46 +, Xiaowei Bao wrote:
> Hi Joakim,
&
Hi York,
I will update the patch at next week, I have other thing to do this week.
Thanks
-Original Message-
From: York Sun
Sent: Friday, September 15, 2017 4:07 AM
To: Xiaowei Bao ; u-boot@lists.denx.de; Priyanka Jain
; Z.q. Hou ; M.h. Lian
; s...@chromium.org
Subject: Re: [PATCH
Hi York,
I will revise the commit message later.
Best regards
xiaowei
-Original Message-
From: York Sun
Sent: Monday, October 09, 2017 11:44 PM
To: Xiaowei Bao ; M.h. Lian ; Z.q.
Hou ; Mingkai Hu ;
u-boot@lists.denx.de
Subject: Re: [PATCH] Powerpc: Make pcie link state judge more
-Original Message-
From: Joakim Tjernlund [mailto:joakim.tjernl...@infinera.com]
Sent: Friday, October 20, 2017 9:13 PM
To: w...@denx.de; Mingkai Hu ;
tony.obr...@alliedtelesis.co.nz; u-boot@lists.denx.de; Z.q. Hou
; York Sun ; Xiaowei Bao
; hamish.mar...@alliedtelesis.co.nz; M.h
From: Xiaowei Bao
Signed-off-by: hongbo.wang
Signed-off-by: Minghuan Lian
Signed-off-by: Xiaowei Bao
---
drivers/pci/pcie_layerscape.c | 117 +++-
drivers/pci/pcie_layerscape.h | 17 +--
2 files changed, 92 insertions(+), 42 deletions(-)
diff --git
From: Xiaowei Bao
The VF_BARn_REG register's Prefetchable and Type bit fields
are overwritten by a write to VF's BAR Mask register.
workaround: Before writing to the VF_BARn_MASK_REG register,
write 0b to the PCIE_MISC_CONTROL_1_OFF register.
Signed-off-by: Xiaowei Bao
---
d
From: Xiaowei Bao
The VF_BARn_REG register's Prefetchable and Type bit fields
are overwritten by a write to VF's BAR Mask register.
workaround: Before writing to the VF_BARn_MASK_REG register,
write 0b to the PCIE_MISC_CONTROL_1_OFF register.
Signed-off-by: Xiaowei Bao
---
v2:
- A
From: Xiaowei Bao
Signed-off-by: hongbo.wang
Signed-off-by: Minghuan Lian
Signed-off-by: Xiaowei Bao
---
v2:
- Add the NXP copyright and make the function readability.
drivers/pci/pcie_layerscape.c | 117 +++--
drivers/pci/pcie_layerscape.h | 19
-Original Message-
From: Bin Meng
Sent: 2019年5月16日 19:58
To: Xiaowei Bao
Cc: M.h. Lian ; Z.q. Hou ; Mingkai
Hu ; Hongbo Wang ; York Sun
; u-boot@lists.denx.de; Jiafei Pan
Subject: [EXT] Re: [U-Boot] [PATCHv2 1/2] PCI: layerscape: Add Support for
ls2088 PCIe EP mode
Caution: EXT
Add other serdes protocal support.
Signed-off-by: Xiaowei Bao
---
arch/arm/cpu/armv8/fsl-layerscape/ls1028a_serdes.c | 13 +
.../include/asm/arch-fsl-layerscape/fsl_serdes.h | 12
2 files changed, 25 insertions(+), 0 deletions(-)
diff --git a/arch/arm/cpu/armv8
Hi Bin,
-Original Message-
From: Bin Meng
Sent: 2019年5月17日 10:31
To: Xiaowei Bao ; Ramon Fried ;
Simon Glass
Cc: M.h. Lian ; Z.q. Hou ; Mingkai
Hu ; Hongbo Wang ; York Sun
; u-boot@lists.denx.de; Jiafei Pan
Subject: Re: [EXT] Re: [U-Boot] [PATCHv2 1/2] PCI: layerscape: Add Support
-Original Message-
From: Bin Meng
Sent: 2019年5月24日 8:11
To: Z.q. Hou
Cc: u-boot@lists.denx.de; Prabhakar Kushwaha ;
w...@denx.de; Shengzhou Liu ; Jagdish Gediya
; s...@chromium.org; ley.foon@intel.com;
s...@denx.de; M.h. Lian ; Xiaowei Bao
Subject: [EXT] Re: [PATCHv2 8/8
-Original Message-
From: Bin Meng
Sent: 2019年5月24日 10:14
To: Xiaowei Bao ; Simon Glass
Cc: Z.q. Hou ; u-boot@lists.denx.de; Prabhakar Kushwaha
; w...@denx.de; Shengzhou Liu
; Jagdish Gediya ;
ley.foon@intel.com; s...@denx.de; M.h. Lian
Subject: Re: [EXT] Re: [PATCHv2 8/8
Hi Prabhakar,
-Original Message-
From: Prabhakar Kushwaha
Sent: 2019年5月24日 13:23
To: Xiaowei Bao ; Bin Meng ; Simon
Glass
Cc: Z.q. Hou ; u-boot@lists.denx.de; w...@denx.de;
Shengzhou Liu ; Jagdish Gediya ;
ley.foon@intel.com; s...@denx.de; M.h. Lian
Subject: RE: [EXT] Re
From: Chuanhua Han
Modify the Freescale ESPI driver to support the driver model.
Also resolved the following problems:
= WARNING ==
This board does not use CONFIG_DM_SPI. Please update
the board before v2019.04 for no dm conversion
and v2019.07 for partial
From: Chuanhua Han
This patch solves the problem that spiboot cannot be performed in
non-DM SPL.
Signed-off-by: Pan Jiafei
Signed-off-by: Chuanhua Han
---
Changes in v5:
- No change.
Changes in v4:
- No change.
Changes in v3:
- Add a cover-letter for this patch set.
Ch
From: Chuanhua Han
Add espi slave nodes to support t2080qds.
Signed-off-by: Chuanhua Han
---
Changes in v5:
- No change.
Changes in v4:
- Modify the spi-max-frequency attribute value of the
flash@x node of the device tree.
Changes in v3:
- Add a cover-letter for this
From: Chuanhua Han
Add espi controller node to support t2080.
Signed-off-by: Chuanhua Han
---
Changes in v5:
- No change.
Changes in v4:
- No change.
Changes in v3:
- Add a cover-letter for this patch set.
Changes in v2:
- No change.
arch/powerpc/dts/t2080.dt
From: Chuanhua Han
This patch is to enable espi DM for T2080QDS in uboot
Signed-off-by: Chuanhua Han
---
Changes in v5:
- No change.
Changes in v4:
- No change.
Changes in v3:
- Add a cover-letter for this patch set.
Changes in v2:
- No change.
configs/T20
> -Original Message-
> From: Lukasz Majewski
> Sent: 2019年8月20日 15:14
> To: Xiaowei Bao
> Cc: w...@denx.de; Ruchika Gupta ; Shengzhou Liu
> ; ja...@amarulasolutions.com; Prabhakar
> Kushwaha ; u-boot@lists.denx.de; Jiafei
> Pan ; Pan Jiafei ; Chuanhua
>
> -Original Message-
> From: Lukasz Majewski
> Sent: 2019年8月20日 15:43
> To: Xiaowei Bao
> Cc: w...@denx.de; Ruchika Gupta ; Shengzhou Liu
> ; ja...@amarulasolutions.com; Prabhakar
> Kushwaha ; u-boot@lists.denx.de; Jiafei
> Pan ; Pan Jiafei ; Chuanhua
>
> -Original Message-
> From: Lukasz Majewski
> Sent: 2019年8月20日 16:20
> To: Xiaowei Bao
> Cc: w...@denx.de; Ruchika Gupta ; Shengzhou Liu
> ; ja...@amarulasolutions.com; Prabhakar
> Kushwaha ; u-boot@lists.denx.de; Jiafei
> Pan ; Chuanhua Han
> Subject: Re:
> -Original Message-
> From: Joakim Tjernlund
> Sent: 2019年8月20日 19:04
> To: Prabhakar Kushwaha ; Ruchika Gupta
> ; Xiaowei Bao ;
> Shengzhou Liu ; w...@denx.de;
> ja...@amarulasolutions.com
> Cc: u-boot@lists.denx.de; Jiafei Pan ; Chuanhua Han
>
> Subje
> -Original Message-
> From: Joakim Tjernlund
> Sent: 2019年8月21日 15:52
> To: Prabhakar Kushwaha ; Ruchika Gupta
> ; Xiaowei Bao ;
> Shengzhou Liu ; w...@denx.de;
> ja...@amarulasolutions.com
> Cc: u-boot@lists.denx.de; Jiafei Pan ; Chuanhua Han
>
> Subje
> -Original Message-
> From: Lukasz Majewski
> Sent: 2019年8月20日 17:50
> To: Xiaowei Bao
> Cc: w...@denx.de; Ruchika Gupta ; Shengzhou Liu
> ; ja...@amarulasolutions.com; Prabhakar
> Kushwaha ; u-boot@lists.denx.de; Jiafei
> Pan ; Chuanhua Han
> Subject: Re:
1 - 100 of 116 matches
Mail list logo
