Hi Sergey,
On Tue, Jun 14, 2016 at 11:32:37AM -0700, Sergey Kubushyn wrote:
>Here is the initial support for writing i.MX6 NAND U-Boot into NAND
>with all FCB and DBBT stuff as required.
>
>Just build U-Boot for NAND as u-boot.imx, load it somehow in RAM and
>say "nand bootupdate [addr] [size]". I
Hi Simon,
I have checked the SPI base address in coreboot and u-boot. They are different.
I am not sure is it due to the memory remapping.
In coreboot, the SPI address is 0xfed0100
In u-boot, the SPI address is 0x7fc36e00
Do you have any comments? Thanks.
Regards,
Hilbert
This e-mail and its att
Signed-off-by: Emmanuel Vadot
---
configs/A20-OLinuXino-Lime2-emmc_defconfig | 21 +
1 file changed, 21 insertions(+)
create mode 100644 configs/A20-OLinuXino-Lime2-emmc_defconfig
diff --git a/configs/A20-OLinuXino-Lime2-emmc_defconfig
b/configs/A20-OLinuXino-Lime2-emmc_def
The current pad DSE for QSPI is 60ohm. This setting cause
too strong drive to clock and data signals. Need to change
the DSE to 120ohm for better signal quality.
Signed-off-by: Peng Fan
Cc: Stefano Babic
Cc: Fabio Estevam
---
board/freescale/mx6ul_14x14_evk/mx6ul_14x14_evk.c | 2 +-
1 file cha
Q901 is PMOS, LCD_nPWREN should be at low voltage then output is 3V3.
If LCD_nPWREN is high, output is 2.4V which is not correct.
Signed-off-by: Peng Fan
Cc: Stefano Babic
Cc: Fabio Estevam
---
board/freescale/mx6ul_14x14_evk/mx6ul_14x14_evk.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion
Fix 74LV OE gpio index. gpio index is wrong,
so gpio output will not have effect, since we
use wrong GPIO5_IO18, but not correct GPIO5_IO8.
And at the end of the initialization of 74lv init, should
keep OE voltage level at LOW to make 74lv output the correct
voltage.
Signed-off-by: Peng Fan
Cc:
From: Ye Li
LCD_PWR_EN controls the G pin of Q13 PMOS which needs low voltage to connect
D to S for outputting LCD 3.3V. If LCD_PWR_EN is high, we measured the LCD 3v3
is actually 1.2V.
Signed-off-by: Ye Li
Signed-off-by: Peng Fan
Cc: Stefano Babic
Cc: Fabio Estevam
---
board/freescale/mx7d
Add CONFIG_{SD|NOR|NAND|ONENAND|SPI|QSPI|SATA}_BOOT kconfig entries.
SoCs supports loading U-Boot from different medias to DRAM, such as
i.MX6/7 supports loading U-Boot to DRAM from sd/emmc/nand/qspi/spi/sata
and etc. For i.MX, imximage will generate different IVT headers according
to boot medias.
In some cases an interactive feature will be implemented using the
programmatic APIs, so the developer will want "interactive" behavior as
a result, so provide an API that will allow that to be specified.
Signed-off-by: Joe Hershberger
---
cmd/nvedit.c | 11 ---
include/common.h |
Here is the initial support for writing i.MX6 NAND U-Boot into NAND
with all FCB and DBBT stuff as required.
Just build U-Boot for NAND as u-boot.imx, load it somehow in RAM and
say "nand bootupdate [addr] [size]". It will create all necessary
structures and write everything as needed.
No SPL re
At first, 256 byte of the head of DRAM space was reserved for some
reasons. However, as the progress of development, it turned out
unnecessary, and it was never used in the end. Move the CPU release
address to leave no space.
Signed-off-by: Masahiro Yamada
---
include/configs/uniphier.h | 2 +
On 06/15/2016 08:47 AM, Chris Packham wrote:
> Hi Joe,
>
> On 06/15/2016 07:01 AM, Joe Hershberger wrote:
>> In some cases an interactive feature will be implemented using the
>> programmatic APIs, so the developer will want "interactive" behavior as
>> a result, so provide an API that will allow t
I sent a pull request for moveconfig recently,
but this tool can be improved more.
(This series has no impact on the on-going BOOTDELAY fix-up.)
Masahiro Yamada (5):
tools: moveconfig: fix needless move for config with default 1
tools: moveconfig: change class WorkDir to class ReferenceSou
Since commit 1d085568b3de ("tools: moveconfig: display log atomically
in more readable format"), the function color_text() is clever enough
to exclude LF from escape sequences. Exploit it for removing the
"for" loops from Slots.show_failed_boards().
Also, display "(the list has been saved in move
There are some cases where config options are moved, but they are
ripped off at the final savedefconfig stage:
- The moved option is not user-configurable, for example, due to
a missing prompt in the Kconfig entry
- The config was not defined in the original config header despite
the
When moving an integer type option with default value 1, the tool
moves configs with the same value as the default (, and then removed
by the later savedefconfig). This is a needless operation.
The KconfigParser.parse_one_config() should compare the config after
the "=y -> =1" fixup.
Signed-off-
The subprocess.Popen() does not change the child process's working
directory if cwd=None is given. Let's exploit this fact to refactor
the source directory handling.
We no longer have to pass "-C " to the sub-process
because self.current_src_dir tracks the source tree against which we
want to run
The class WorkDir can be used in a very generic way, but currently
it is only used for containing a reference source directory.
This commit changes it for a more dedicated use. The move_config
function can be more readable by enclosing the git-clone and git-
checkout in the class constructor.
Si
If the usb controller is not running, no need to shutdown it,
otherwise `usb stop` complains about:
"EHCI failed to shut down host controller".
To i.MX7D SDB, there are two usb ports, one Host, one OTG.
If we only plug one udisk to the Host port and then `usb start`,
the OTG controller for OTG por
There are quite a number of BayTrail boards that uses an external
SuperIO chipset to provide the legacy UART. For such cases, it's
better to have a Kconfig option to enable the internal UART.
So far BayleyBay and MinnowMax boards are using internal UART as
the U-Boot console, enable this on these
On 06/14/2016 06:35 PM, Fabio Estevam wrote:
> Hi Peng,
>
> On Tue, Jun 14, 2016 at 10:17 PM, Peng Fan wrote:
>
>> No. We can not avoid such issue for now. You changed register 20e066c'value
>> to 2
>> 2 means "CSI_DATA04_ALT8 — Selecting Pad: CSI_DATA04 for Mode: ALT8"
>>
>> Look at "Figure 31-
Dear Tom Rini,
In message <1465914280-5420-2-git-send-email-tr...@konsulko.com> you wrote:
> With updated moveconfig.py and an better default, re-generate
> the migration of BOOTDELAY to the defconfig.
There are a number of changes that are unrelated to BOOTDELAY; should
this eventually be split
For any FSP enabled boards that want to enable debug UART support,
setup_internal_uart() will be called, but this API is only available
on BayTrail platform. Change to wrap it with CONFIG_INTERNAL_UART.
Signed-off-by: Bin Meng
---
arch/x86/lib/fsp/fsp_support.c | 2 +-
1 file changed, 1 inserti
Hi, Alex,
> On 06/08/2016 07:14 AM, Alison Wang wrote:
> > To support loading a 32-bit OS, the execution state will change from
> > AArch64 to AArch32 when jumping to kernel.
> >
> > The architecture information will be got through checking FIT
> > image, then U-Boot will load 32-bit OS or 64-bit
Introudce wp_enable. If want to check WPSPL, then in board code,
need to set wp_enable to 1.
Take i.MX6UL for example, to some boards, they do not use WP singal,
so they does not configure USDHC1_WP_SELECT_INPUT, and its default
value is 0(GPIO1_IO02). However GPIO1_IO02 is muxed for i2c usage and
Hi Stephen,
When you get a moment can you respin your driver-model patches? It
would be good to get these in for the upcoming release...
Regards,
Simon
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
On Tue, Jun 14, 2016 at 12:22:23PM +0300, Pantelis Antoniou wrote:
> Hi David,
> > On Jun 14, 2016, at 03:25 , David Gibson
> > wrote:
> > On Fri, Jun 10, 2016 at 05:28:11PM +0300, Pantelis Antoniou wrote:
[snip]
> >>> +static int fdt_overlay_merge(void *dt, void *dto)
> >>> +{
> >>> + int root,
When booting in eMMC fast boot, MMC host does not exit from
boot mode after bootrom loading image. So the first command
'CMD0' sent in uboot will pull down the CMD line to low and
cause errors.
This patch cleans the MMC boot register in "mmc_init" to put the
MMC host back to normal mode.
Also cle
From: Ye Li
The USDHC move the 4 clock bits CARD_CLK_SOFT_EN, IPG_PERCLK_SOFT_EN,
HCLK_SOFT_EN, and IPG_CLK_SOFT_EN from sysctl register to vendorspec
register. The driver uses RSTA to replace the clock gate off
operation. But this is not a good solution. This is because:
1. when using RSTA, we s
On Tue, Jun 14, 2016 at 10:17 PM, Peng Fan wrote:
>>> Your patch allows me to write to the eMMC succesfully:
>>>
>>> Tested-by: Fabio Estevam
>
> Thanks. This patch set was posted some time ago.
Care to resend this series, please?
Thanks
___
U-Boot m
Hi Fabio,
On Tue, Jun 14, 2016 at 10:46:15PM -0300, Fabio Estevam wrote:
>On Tue, Jun 14, 2016 at 10:17 PM, Peng Fan wrote:
>
Your patch allows me to write to the eMMC succesfully:
Tested-by: Fabio Estevam
>>
>> Thanks. This patch set was posted some time ago.
>
>Care to resend th
Hi Peng,
On Tue, Jun 14, 2016 at 10:17 PM, Peng Fan wrote:
> No. We can not avoid such issue for now. You changed register 20e066c'value
> to 2
> 2 means "CSI_DATA04_ALT8 — Selecting Pad: CSI_DATA04 for Mode: ALT8"
>
> Look at "Figure 31-3. Daisy chain illustration" of i.MX6UL RM, if changed t
Hi Fabio,
On Tue, Jun 14, 2016 at 08:23:27PM -0300, Fabio Estevam wrote:
>Hi Peng,
>
>On Tue, Jun 14, 2016 at 8:01 PM, Fabio Estevam wrote:
>
>> Just saw this issue on a mx6ul pico board: after adding I2C support
>> then the eMMC could not longer be written:
>>
>> => saveenv
>> Saving Environment
Hi Peng,
On Tue, Jun 14, 2016 at 8:01 PM, Fabio Estevam wrote:
> Just saw this issue on a mx6ul pico board: after adding I2C support
> then the eMMC could not longer be written:
>
> => saveenv
> Saving Environment to MMC...
> Writing to MMC(0)...
> The SD card is locked. Can not write to a locke
Hi Peng,
On Tue, Apr 26, 2016 at 3:54 AM, Peng Fan wrote:
> Introudce wp_enable. If want to check WPSPL, then in board code,
> need to set wp_enable to 1.
>
> Take i.MX6UL for example, to some boards, they do not use WP singal,
> so they does not configure USDHC1_WP_SELECT_INPUT, and its default
On Mon, Jun 13, 2016 at 8:55 PM, Bin Meng wrote:
> Hi George,
>
> On Sun, Jun 12, 2016 at 5:26 PM, Bin Meng wrote:
>> On Sun, Jun 12, 2016 at 4:43 PM, Bin Meng wrote:
>>> Hi,
>>>
>>> My testing shows that only pin_usb_host_en1 is needed to turn on the
>>> power on the USB3 port. The USB2 port po
Hi Joe,
On 06/15/2016 07:01 AM, Joe Hershberger wrote:
> In some cases an interactive feature will be implemented using the
> programmatic APIs, so the developer will want "interactive" behavior as
> a result, so provide an API that will allow that to be specified.
>
> Signed-off-by: Joe Hershberg
On Mon, Jun 13, 2016 at 9:09 PM, Bin Meng wrote:
> Hi George,
>
> On Mon, Jun 13, 2016 at 9:09 PM, George McCollister
> wrote:
>> On Fri, Jun 10, 2016 at 7:17 PM, Bin Meng wrote:
>>> Hi George,
>>>
>>> On Fri, Jun 10, 2016 at 4:57 AM, George McCollister
>>> wrote:
I'm looking for feedback
I no longer have access to such a board
Signed-off-by: Thomas Lange
---
board/dbau1x00/MAINTAINERS | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/board/dbau1x00/MAINTAINERS b/board/dbau1x00/MAINTAINERS
index b94ed81..21853ed 100644
--- a/board/dbau1x00/MAINTAINERS
+++ b/
Currently layescape SoCs are not using cpu nodes. So removing
them in favour of compatibly with similar SoCs that
have different cores like LS2080A and LS2088A.
This has been tested on LS2080AQDS, LS1043ARDB, LS1012ARDB.
Signed-off-by: Prabhakar Kushwaha
Signed-off-by: Abhimanyu Saini
---
arc
the GPIOx_OTYPER register has only one bit for every pin.
---
drivers/gpio/stm32_gpio.c |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
the GPIOx_OTYPER register has only one bit for every pin.
---
drivers/gpio/stm32_gpio.c |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff -
Previously, a set gpio had returned any power of 2. Some function check for 1
explicitly.
---
drivers/gpio/stm32_gpio.c |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
Previously, a set gpio had returned any power of 2. Some function check for 1
explicitly.
---
drivers/gpio/stm32_gpio.
otherwise, the output type is uninitialized
---
drivers/gpio/stm32_gpio.c |1 +
1 file changed, 1 insertion(+)
otherwise, the output type is uninitialized
---
drivers/gpio/stm32_gpio.c |1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpio/stm32_gpio.c b/drivers/gpio/stm32_gpio.c
The following series fixes som issues in the STM32 gpio driver
---
Benjamin Tietz (3):
stm32: gpio: fix otype access
stm32: gpio_direction_output: make sure, output is set to push-pull
stm32: gpio_get_value: always return 0 or 1
drivers/gpio/stm32_gpio.c |5 +++--
1 file
Signed-off-by: Fabian Mewes
---
doc/README.nand | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/doc/README.nand b/doc/README.nand
index 96ffc48..9aa6cc4 100644
--- a/doc/README.nand
+++ b/doc/README.nand
@@ -271,7 +271,7 @@ Platform specific options
However,
With updated moveconfig.py and an better default, re-generate
the migration of BOOTDELAY to the defconfig.
Signed-off-by: Tom Rini
---
configs/A10-OLinuXino-Lime_defconfig | 1 +
configs/A20-OLinuXino_MICRO_defconfig| 2 +-
configs/A20-Olimex-SOM-EVB_defconfig
Hi Hilbert,
On 2 June 2016 at 19:40, Bin Meng wrote:
> Hi Hilbert,
>
> On Thu, Jun 2, 2016 at 11:46 AM, Hilbert Tu(杜睿哲_Pegatron)
> wrote:
>> Hi Bin,
>>
>> Sorry for the late.
>>
>> I have checked with Intel's support and following is their response:
>>
On the other hand, for the question abo
The value of 0 is fairly uncommon while 2 is one of the more common ones
so switch.
Signed-off-by: Tom Rini
---
common/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/common/Kconfig b/common/Kconfig
index 4d17b10..e691145 100644
--- a/common/Kconfig
+++ b/common/Kconf
On Tue, Jun 14, 2016 at 8:41 PM, vinoth eswaran wrote:
> Hello Mr.Bin,
>
> In the latest U-boot-x86 version I am seeing some error messages when
> I enable the debug messages in the bios.c file.
>
> I am checking the VESA driver initialization and it seems that for a
> particular functional call
> -Original Message-
> From: Marek Vasut [mailto:ma...@denx.de]
> Sent: Tuesday, June 14, 2016 5:41 PM
> To: Rajesh Bhagat ; u-boot@lists.denx.de
> Cc: s...@chromium.org; york sun ; Sriram Dash
> ; Rajesh Bhagat
> Subject: Re: [PATCH v5 2/2] common: usb_storage : Implement logic to calcu
On 06/14/2016 05:41 AM, Rajesh Bhagat wrote:
>
>
>> -Original Message-
>> From: Marek Vasut [mailto:ma...@denx.de]
>> Sent: Monday, June 13, 2016 7:07 PM
>> To: Rajesh Bhagat ; u-boot@lists.denx.de
>> Cc: s...@chromium.org; york sun ; Sriram Dash
>> ; Rajesh Bhagat
>> Subject: Re: [PATCH
On 06/14/2016 07:40 AM, Matthew Bright wrote:
> Hi,
Hi,
> I am looking for a way to limit which usb host interfaces are initiali-
> zed by usb_init() in order to skip unused interfaces. This is currently
> governed CONFIG_USB_MAX_CONTROLLER_COUNT, which is possible to redefine
> at the board le
On Mon, Jun 13, 2016 at 8:45 PM, Bin Meng wrote:
> Hi George,
>
> On Tue, Jun 14, 2016 at 12:12 AM, George McCollister
> wrote:
>> On Fri, Jun 10, 2016 at 7:25 PM, Bin Meng wrote:
>>> Hi George,
>>>
>>> +Simon, Stefan
>>>
>>> On Fri, Jun 10, 2016 at 1:17 AM, George McCollister
>>> wrote:
D
Hello Mr.Bin,
In the latest U-boot-x86 version I am seeing some error messages when
I enable the debug messages in the bios.c file.
I am checking the VESA driver initialization and it seems that for a
particular functional call it takes more time to process.
realmode_call(addr + 0x0003, num_
The patch-set does the following :
1. Enable chain of trust in SPL framework for ARM based platforms.
3. Add SD secure boot target for ls1021atwr platform.
Sumit Garg (4):
DM: crypto/fsl: Enable rsa DM driver usage before relocation
SECURE_BOOT: Enable chain of trust in SPL framework
SECURE
Add SD secure boot target for ls1021atwr.
Implement board specific spl_board_init() to setup CAAM stream ID and
corresponding stream ID in SMMU. Change the u-boot size defined by a
macro for copying the main U-Boot by SPL to also include the u-boot
Secure Boot header size as header is appended to u
Add support for reading bootscript and bootscript header from SD. Also
renamed macros *_FLASH to *_DEVICE to represent SD alongwith NAND and
NOR flash.
Reviewed-by: Aneesh Bansal
Signed-off-by: Sumit Garg
---
arch/arm/include/asm/fsl_secure_boot.h | 43 --
arch/p
Override jump_to_image_no_args function to include validation of
u-boot image using spl_validate_uboot before jumping to u-boot image.
Also define macros in SPL framework to enable crypto operations.
Reviewed-by: Aneesh Bansal
Signed-off-by: Sumit Garg
---
arch/arm/include/asm/fsl_secure_boot.h
Enable rsa signature verification in SPL framework before relocation for
verification of main u-boot.
Reviewed-by: Aneesh Bansal
Signed-off-by: Sumit Garg
---
drivers/crypto/fsl/fsl_rsa.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/crypto/fsl/fsl_rsa.c b/drivers/crypto/fsl/fsl_r
For mpc85xx SoCs, the core begins execution from address 0xFFFC.
In non-secure boot scenario from NAND, this address will map to CPC
configured as SRAM. But in case of secure boot, this default address
always maps to IBR (Internal Boot ROM).
The IBR code requires that the bootloader(U-boot) mus
As part of Chain of Trust for Secure boot, the SPL U-Boot will validate
the next level U-boot image. Add a new function spl_validate_uboot to
perform the validation.
Enable hardware crypto operations in SPL using SEC block.
In case of Secure Boot, PAMU is not bypassed. For allowing SEC block
acces
enable the SPL-DFU support for am335x platform.
Signed-off-by: Ravi Babu
---
Kconfig |2 +-
board/ti/am335x/board.c | 15 +++
common/spl/spl_dfu.c |1 +
include/configs/am335x_evm.h | 17 -
4 files changed, 33 insertions(+
Traditionally the DFU support is available only
as part 2nd stage boot loader(u-boot) and DFU
is not supported in SPL.
The SPL-DFU feature is useful for boards which has
only USB inteface and do not have external interface
like ethernet or MMC/SD to boot the board.
This feature enable DFU to be b
Enable the SPL-DFU support for dra7x platform.
Signed-off-by: Ravi Babu
---
include/configs/dra7xx_evm.h |8
include/configs/ti_omap5_common.h |2 --
2 files changed, 4 insertions(+), 6 deletions(-)
diff --git a/include/configs/dra7xx_evm.h b/include/configs/dra7xx_evm.h
i
Add generic spl-dfu function in common-spl, specific
implemention for configuring dfu memory device is
done in platform board specific source file.
Signed-off-by: Ravi Babu
---
common/spl/spl.c |9 +
include/spl.h|1 +
2 files changed, 10 insertions(+)
diff --git a/common/sp
Adding SPL-DFU support for dra7x platform. The DFU
support for dra7x includes QSPI, MMC/SD and eMMC
memory devices. The SPL-DFU memory devices can be
selected through meunconfig->Boot Images.
---
board/ti/dra7xx/evm.c | 17 +
1 file changed, 17 insertions(+)
diff --git a/board/t
Adding support functions to run dfu commands
Signed-off-by: Ravi Babu
---
common/spl/Makefile |1 +
common/spl/spl_dfu.c | 153 ++
include/spl.h| 10
3 files changed, 164 insertions(+)
create mode 100644 common/spl/spl_dfu.c
Traditionally the DFU support is available only
as part 2nd stage boot loader(u-boot) and DFU
is not supported in SPL.
The SPL-DFU feature is useful for boards which has
only USB inteface and do not have external interface
like ethernet or MMC/SD to boot the board.
This patch add DFU support in S
Hello Tom,
please pull from u-boot-ubi.git master
The following changes since commit 6b3943f1b04be60f147ee540fbd72c4c7ea89f80:
siemens,am33x: add draco etamin board (2016-06-09 13:53:13 -0400)
are available in the git repository at:
git://git.denx.de/u-boot-ubi.git master
for you to fetc
Remove redundant #if defined(CONFIG_SPL_OS_BOOT) statement around
getenv() calls in spl_load_image_ext_os().
The whole function is surrounded by #ifdef CONFIG_SPL_OS_BOOT.
No functional change.
Signed-off-by: Petr Kulhavy
CC: Guillaume GARDET
---
common/spl/spl_ext.c | 3 +--
1 file changed,
On Tue, Jun 14, 2016 at 5:29 PM, vinoth eswaran wrote:
> On Tue, Jun 14, 2016 at 11:13 AM, Bin Meng wrote:
>> On Tue, Jun 14, 2016 at 2:57 PM, vinoth eswaran
>> wrote:
>>> Hello Mr.Bin,
>>>
>>> On Tue, Jun 14, 2016 at 4:04 AM, Bin Meng wrote:
On Mon, Jun 13, 2016 at 5:41 PM, vinoth eswara
Correct the error message in spl_load_image_ext() when image parsing
fails. Instead of "ext4fs_read failed" print "failed to parse image
header".
Signed-off-by: Petr Kulhavy
CC: Guillaume GARDET
---
common/spl/spl_ext.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/common/
On Tue, Jun 14, 2016 at 11:13 AM, Bin Meng wrote:
> On Tue, Jun 14, 2016 at 2:57 PM, vinoth eswaran wrote:
>> Hello Mr.Bin,
>>
>> On Tue, Jun 14, 2016 at 4:04 AM, Bin Meng wrote:
>>> On Mon, Jun 13, 2016 at 5:41 PM, vinoth eswaran
>>> wrote:
Hello Mr.Bin,
Hello Mr.George McCollister,
Hi David,
> On Jun 14, 2016, at 03:25 , David Gibson wrote:
>
> On Fri, Jun 10, 2016 at 05:28:11PM +0300, Pantelis Antoniou wrote:
>> Hi Maxime,
>>
>>> On May 27, 2016, at 12:13 , Maxime Ripard
>>> wrote:
>>>
>>> The device tree overlays are a good way to deal with user-modifyable
>>> boards
-Original Message-
From: Siva Durga Prasad Paladugu [mailto:siva.durga.palad...@xilinx.com]
Sent: Monday, June 06, 2016 3:15 PM
To: u-boot@lists.denx.de
Cc: Michal Simek ; jagannadh.t...@gmail.com; Siva Durga
Prasad Paladugu
Subject: [PATCH 1/9] spi: zynq_qspi: Add quad support for zynq
-Original Message-
From: Siva Durga Prasad Paladugu [mailto:siva.durga.palad...@xilinx.com]
Sent: Thursday, May 26, 2016 12:28 PM
To: u-boot@lists.denx.de
Cc: Michal Simek ; jagannadh.t...@gmail.com; Siva Durga
Prasad Paladugu
Subject: [PATCH v2 1/3] spi: spi_flash: Dont set quad enable
On Tue, Jun 14, 2016 at 2:57 PM, vinoth eswaran wrote:
> Hello Bin,
>
> On Tue, Jun 14, 2016 at 4:04 AM, Bin Meng wrote:
>> On Mon, Jun 13, 2016 at 5:41 PM, vinoth eswaran
>> wrote:
>>> Hello Mr.Bin,
>>> Hello Mr.George McCollister,
>>>
>>> I am working on an embedded project to optimize Linux
This option is defined at nowhere. Remove it.
Signed-off-by: Bin Meng
---
drivers/pci/pci_rom.c | 2 --
1 file changed, 2 deletions(-)
diff --git a/drivers/pci/pci_rom.c b/drivers/pci/pci_rom.c
index 9eb605b..3ae9231 100644
--- a/drivers/pci/pci_rom.c
+++ b/drivers/pci/pci_rom.c
@@ -41,8 +41,6
For consistency with board_should_run_oprom(), do the same to
should_load_oprom(). Board support codes can provide this one
to override the default weak one.
Signed-off-by: Bin Meng
---
drivers/pci/pci_rom.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/pci/pci
At present should_load_oprom() calls board_should_run_oprom() to
determine whether oprom should be loaded. But sometimes we just
want to load oprom without running. Make them independent.
Signed-off-by: Bin Meng
---
drivers/pci/pci_rom.c | 5 +
1 file changed, 1 insertion(+), 4 deletions(-)
2016년 6월 10일 금요일, Tom Rini님이 작성한 메시지:
> On Fri, Jun 10, 2016 at 03:03:37PM +0900, Minkyu Kang wrote:
> > On 30/05/16 11:39, Simon Glass wrote:
> > > Hi Minkyu,
> > >
> > > On 30 May 2016 at 14:31, Minkyu Kang > wrote:
> > >>
> > >> Dear Simon,
> > >>
> > >> On 26/05/16 23:52, Tom Rini wrote:
> >
From: Hongbo Zhang
There are codes for saving target PC in each platform psci_cpu_on routines,
these can be factored out as psci_cpu_on_common.
Another purpose is that the codes of saving target PC will be changed a bit and
a new context ID will be saved in the following patches, then we can upda
twister board was not updated after changing
SPL defines, resulting in a broken board.
Signed-off-by: Stefano Babic
---
include/configs/tam3517-common.h | 16
1 file changed, 16 insertions(+)
diff --git a/include/configs/tam3517-common.h b/include/configs/tam3517-common.h
inde
From: Hongbo Zhang
The legacy code saves target PC at stack top, this patch changes it to stack
bottom, because we will save more contents for PSCI v1.0, by this way we don't
need to adjust the stack pointer when more contents are saved.
Signed-off-by: Hongbo Zhang
Signed-off-by: Wang Dongsheng
Hi Heiko,
On Tue, 2016-06-14 at 07:07 +0200, Heiko Schocher wrote:
> Hello Sjoerd,
>
> as I just write a tbot testcase, which checks patches, which moves
> a config option to Kconfig, I tested also to compile arc boards, and
> the first try immediately failed with:
>
> pollux:u-boot-dxr2 hs [mas
Dear Bin Meng,
In message
you wrote:
>
> I am not sure what's the issue. I've always been using git protocol to
> do the clone.
I also have no idea. For some reason, HTTP accesses are broken. I
speculate that the gitweb code we run on our git server has become
incompatible with recent versio
From: Hongbo Zhang
v5 changes:
- Give up fixing the potential bug of PSCI stack overlap with secure text end
when there is more CPUs in system. Because I just want to keep this series as
simple as it could be: adding basic PSCI v1.0 support and adding more PSCI
v1.0 implements of our platform.
Wh
Hi George,
On Mon, Jun 13, 2016 at 9:09 PM, George McCollister
wrote:
> On Fri, Jun 10, 2016 at 7:17 PM, Bin Meng wrote:
>> Hi George,
>>
>> On Fri, Jun 10, 2016 at 4:57 AM, George McCollister
>> wrote:
>>> I'm looking for feedback on this mock-up of fsp,azalia-config DT
>>> before I proceed to
On Mon, Jun 13, 2016 at 8:04 PM, vinoth eswaran wrote:
> Hello U-Boot developers,
>
> In Minnowmax board, I am trying to enable the debug messages of
> u-boot. When I try to enable the debug messages either through adding
> -DDEBUG flag in config.mk or by adding #define DEBUG in
> include/comm
On Mon, Jun 13, 2016 at 5:41 PM, vinoth eswaran wrote:
> Hello Mr.Bin,
> Hello Mr.George McCollister,
>
> I am working on an embedded project to optimize Linux boot up time. I have
> a camera application, which I need to run as fast as possible after powering
> up the board.
>
> For this currentl
Hi George,
On Sun, Jun 12, 2016 at 5:26 PM, Bin Meng wrote:
> On Sun, Jun 12, 2016 at 4:43 PM, Bin Meng wrote:
>> Hi,
>>
>> My testing shows that only pin_usb_host_en1 is needed to turn on the
>> power on the USB3 port. The USB2 port power is turned on by default.
>>
>
> Seems I was confused by
Hi George,
On Tue, Jun 14, 2016 at 12:12 AM, George McCollister
wrote:
> On Fri, Jun 10, 2016 at 7:25 PM, Bin Meng wrote:
>> Hi George,
>>
>> +Simon, Stefan
>>
>> On Fri, Jun 10, 2016 at 1:17 AM, George McCollister
>> wrote:
>>> Does anyone have any ideas on how we might go about disabling
>>>
Enable FIT support for AM57xx platforms using the high-security (HS)
device variant.
Signed-off-by: Andreas Dannenberg
---
This patch is based on the the patch series [1] by Lokesh. Although
there is currently only 1 device supported by this defconfig the
SPL FIT support is needed in preparation
Hi Chris,
On Mon, Jun 13, 2016 at 5:52 PM, Chris Packham
wrote:
> On 06/14/2016 10:19 AM, Joe Hershberger wrote:
>> Hi Chris,
>>
>> On Mon, Jun 13, 2016 at 4:13 PM, Chris Packham
>> wrote:
>>> On 06/14/2016 06:34 AM, Joe Hershberger wrote:
Hi Chris,
On Sun, Jun 12, 2016 at 3:58 PM
From: Hongbo Zhang
According to latest PSCI specification, the context ID is needed by CPU_ON.
This patch saves context ID to the second lowest address of the stack (next to
where target PC is saved), and restores it to r0 when needed while target CPU
booting up.
Signed-off-by: Hongbo Zhang
Sig
On 13.6.2016 20:21, Joe Hershberger wrote:
> Hi Simon,
>
> On Mon, Jun 13, 2016 at 12:30 AM, Simon Glass wrote:
>> This corrects a build error on zynqmp.
>>
>> Signed-off-by: Simon Glass
Maybe fix this address too.
Thanks,
Michal
___
U-Boot mailing l
Hi,
I am looking for a way to limit which usb host interfaces are initiali-
zed by usb_init() in order to skip unused interfaces. This is currently
governed CONFIG_USB_MAX_CONTROLLER_COUNT, which is possible to redefine
at the board level. However this doesn't cover more complex cases where
a SoC
Hello Sjoerd,
as I just write a tbot testcase, which checks patches, which moves
a config option to Kconfig, I tested also to compile arc boards, and
the first try immediately failed with:
pollux:u-boot-dxr2 hs [master] $ make axs103_defconfig
HOSTCC scripts/basic/fixdep
HOSTCC scripts/kco
> -Original Message-
> From: s...@google.com [mailto:s...@google.com] On Behalf Of Simon Glass
> Sent: Friday, June 10, 2016 6:05 AM
> To: Rajat Srivastava
> Cc: U-Boot Mailing List ; Lukasz Majewski
> ; Marek Vašut ; Albert ARIBAUD
> ; Prabhakar Kushwaha ;
> york sun ; Mingkai Hu ; Raje
> -Original Message-
> From: s...@google.com [mailto:s...@google.com] On Behalf Of Simon Glass
> Sent: Friday, June 10, 2016 6:05 AM
> To: Rajat Srivastava
> Cc: U-Boot Mailing List ; Lukasz Majewski
> ; Marek Vašut ; Albert ARIBAUD
> ; Prabhakar Kushwaha ;
> york sun ; Mingkai Hu ; Raje
1 - 100 of 117 matches
Mail list logo