-specific drivers/misc/cxl/ also defines a 'cxl'
trace system, however, it is unlikely that a single platform will ever
load both drivers simultaneously.
Cc: Steven Rostedt
Signed-off-by: Dan Williams
Reviewed-by: Dave Jiang
---
This patch is targeting v6.3. I am sending it
"const" version for const-safety and
consistency among architectures.
Signed-off-by: Krzysztof Kozlowski
Reviewed-by: Geert Uytterhoeven
Acked-by: Dave Jiang
---
Changes since v1:
1. Add Geert's review.
---
drivers/ntb/hw/intel/ntb_hw_gen1.c | 2 +-
drivers/ntb/hw/intel/ntb
On 06/08/2017 06:25 AM, Christoph Hellwig wrote:
> DMA_ERROR_CODE is not a public API and will go away. Instead properly
> unwind based on the loop counter.
>
> Signed-off-by: Christoph Hellwig
Acked-by: Dave Jiang
> ---
> drivers/dma/ioat/init.c | 24 +++-
Acked-by: Dave Jiang
On 07/08/2009 09:15 AM, Ira W. Snyder wrote:
When building without CONFIG_PCI the edac_pci_idx variable is unused,
causing a build-time warning. Wrap the variable in #ifdef CONFIG_PCI, just
like the rest of the PCI support.
Signed-off-by: Ira W. Snyder
---
drivers/edac
Acked-by: Dave Jiang
Yang Shi wrote:
Based on Kumar's new compatible types patch, add P2020 into
MPC85xx EDAC compatible lists so that EDAC can recognize
P2020 meomry controller and L2 cache controller and export
the relevant fields to sysfs.
EDAC MPC85xx DDR3 support is needed if DDR3 m
the existing code would seem to read "if any errors have occurred,
ignore them", though perhaps testing has demonstrated that the Freescale
manual is in error.
Please include this email address in responses as I do not subscribe.
Thanks,
Jeff Haran
Brocade
--
--
Acked-by: Dave Jiang <[EMAIL PROTECTED]>
Kumar Gala wrote:
All other compatibles that are uniquely identifying the processor use
a prefix of the form fsl,mpc85...'. We add support for it so we
can deprecate the older 'fsl,85...' that was inproperly used here.
Addit
e updated based on
Nate's patch.
- k
--
------
Dave Jiang
Software Engineer
MontaVista Software, Inc.
http://www.mvista.com
--
___
Linuxppc-dev mailing list
Linuxp
Acked-by: Dave Jiang <[EMAIL PROTECTED]>
Nate Case wrote:
From: Andrew Kilkenny <[EMAIL PROTECTED]>
This adds support for the dual-core MPC8572 processor. We have
to support making SPR changes on each core. Also, since we can
have multiple memory controllers sharing an interru
Linuxppc-dev@ozlabs.org
https://ozlabs.org/mailman/listinfo/linuxppc-dev
Kumar can you put this one in please? Thanks!
http://patchwork.ozlabs.org/linuxppc/patch?q=Dave%20Jiang&id=19008
--
------
Dave Jiang
Software Engineer
MontaVista Soft
Publish the devices listed in dts under SOC as of_device for 85xx_cds
platform. The devices are needed by the 85xx EDAC driver.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
---
Added "simple bus" per Scott Wood
mrch/powerpc/platforms/85xx/pc85xx_cds.c | 15 +++
Publish the devices listed in dts under SOC as of_device for 85xx_cds
platform. The devices are needed by the 85xx EDAC driver.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
---
arch/powerpc/platforms/85xx/mpc85xx_cds.c | 14 ++
1 file changed, 14 insertions(+)
Index: 2.6.
Acked-by: Dave Jiang <[EMAIL PROTECTED]>
Kumar Gala wrote:
including of causes build problems since it doesn't exist.
Also removed warning:
drivers/edac/mpc85xx_edac.c:45: warning: 'mpc85xx_ctl_name' defined but not used
Signed-off-by: Kumar Gala <[EMAIL PROTECTED]
Kumar Gala wrote:
> On Feb 11, 2008, at 2:34 PM, Dave Jiang wrote:
>
>> Creating a platform device for the PCI error registers in order for
>> the
>> mpc85xx EDAC driver to pick up proper resources. This is to prevent
>> the
>> EDAC driver from monopolizi
Publish the devices listed in dts under SOC as of_device for mpc85xx_cds
platforms.
The memory controller, L2 cache-controller, and the PCI controller(s) are
published as of_device so the mpc85xx EDAC driver can claim them for usage.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
---
interrupts from the mv64x60 bridge
chip or via polling mechanism provided by the EDAC core code.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Acked-by: Dale Farnsworth <[EMAIL PROTECTED]>
---
Updated with changes from Stephen Rothwell
mv64x60_
interrupts from the mv64x60 bridge
chip or via polling mechanism provided by the EDAC core code.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Acked-by: Dale Farnsworth <[EMAIL PROTECTED]>
---
commit 0acbcb74052fbd5823bfb262619db52dedc85a86
tree 905f2c324a4d55bbcde78d60f2537a5027a
Creating a platform device for the PCI error registers in order for the
mpc85xx EDAC driver to pick up proper resources. This is to prevent the
EDAC driver from monopolizing the of_device and thus preventing future PCI
code from using the PCI of_device(s).
Signed-off-by: Dave Jiang <[EM
EDAC driver can claim them for usage.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
---
commit 187841bf9dff25e4ac1a7174daa55bb036c724b1
tree 3206ffbbfc5075d195345281f72f7b52f060b41b
parent a99824f327c748b2753f4fa570eb1fefcd6a9c4d
author Dave Jiang <[EMAIL PROTECTED]> Mon, 11 Feb 2
NM, it was a bad test causing weird behavior on PPC. :(
Dave Jiang wrote:
> It seems the mmap() userland call on PPC causes the kernel to lose the ref
> count for the mount point. This is what I did on a prpmc2800 board (74xx) with
> latest powerpc.git tree (but also seem to happen o
hus umount proceeds. It's almost as if the mmap call
wiped out the opened file entry and decremented the mount count as well.
--
------
Dave Jiang
Software Engineer
MontaVista Softwa
tch?id=12749
--
------
Dave Jiang
Software Engineer
MontaVista Software, Inc.
http://www.mvista.com
--
___
Linuxppc-dev mailing list
Linuxppc-dev@ozlabs.org
https:
Creating a platform device for the PCI error registers in order for the
mpc85xx EDAC driver to pick up proper resources. This is to prevent the EDAC
driver from monopolizing the of_device and thus preventing future PCI code from
using the PCI of_device(s).
Signed-off-by: Dave Jiang <[EM
. The error reporting can be done two ways, via
interrupts, or polling.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Signed-off-by: Douglas Thompson <[EMAIL PROTECTED]>
---
Updated error cleanup path for probe routine via comments from 85xx EDAC
driver.
drivers/edac/Kconfig
Arnd Bergmann wrote:
> On Wednesday 01 August 2007, Dave Jiang wrote:
>> Doh! I sent out the reworked patches right before your comments. Do you
>> happen
>> to know where I can find an example of how to do this? In regards to making a
>> platform_device a child of
Arnd Bergmann wrote:
> On Tuesday 31 July 2007, Dave Jiang wrote:
>> Actually it seems that for me to grab the interrupt number I have to do the
>> platform device creation in fsl_soc.c and call arch_init() instead of doing
>> it
>> from fsl_add_bridge(). fsl_add_bridg
, via interrupts or polling.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Signed-off-by: Douglas Thompson <[EMAIL PROTECTED]>
---
Made PCI error devices as platform devices as per suggestion.
Also fixed up init routine error handling so that some sort of warning is
posted if failure
Creating a platform device for the PCI error registers in order for the
mpc85xx EDAC driver to pick up proper resources. This is to prevent the EDAC
driver from monopolizing the of_device and thus preventing future PCI code from
using the PCI of_device(s).
Signed-off-by: Dave Jiang <[EM
EDAC driver can claim them for usage.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
---
Same as the earlier posted patch. Reposting to keep patch numbers consistent
since there are 3 patches in the series now.
arch/powerpc/platforms/85xx/mpc85xx_ads.c | 19 +++
arch/p
Arnd Bergmann wrote:
> On Monday 30 July 2007, Dave Jiang wrote:
>> I don't believe that EDAC core has been loaded at the time of 85xx PCI
>> initialization. Plus, the EDAC driver can be loaded as a kernel module. So
>> that
>> probably won't work
>
Linas Vepstas wrote:
> On Mon, Jul 30, 2007 at 01:17:40PM -0700, Dave Jiang wrote:
>> Arnd Bergmann wrote:
>>> The best solution may be to look at how it's structured at the
>>> register level. If the PCI EDAC registers are implemented separately
>>> from
Arnd Bergmann wrote:
> On Monday 30 July 2007, Dave Jiang wrote:
>> Maybe we are just better off adding entries in the DTS to get around this
>> problem
>
> The best solution may be to look at how it's structured at the
> register level. If the PCI EDAC registe
Arnd Bergmann wrote:
> On Monday 30 July 2007, Dave Jiang wrote:
>>> What about the other option I mentioned, handling the EDAC stuff from the
>>> fsl_add_bridge() function?
>> I'm not sure I follow your thought on this quite yet. Do you mean the setup
>> of
Arnd Bergmann wrote:
> On Monday 30 July 2007, Dave Jiang wrote:
>> Arnd Bergmann wrote:
>
>>> I'd suggest either to integrate EDAC into the 85xx specific PCI code,
>>> or to have an extra device in the device tree for this.
>> How about I create a platfo
Arnd Bergmann wrote:
> On Friday 27 July 2007, Dave Jiang wrote:
>> +static struct of_device_id mpc85xx_pci_err_of_match[] = {
>> + {
>> +.type = "pci",
>> +.compatible = "fsl,mpc8540-pci",
>> +},
>> +
, via interrupts or polling.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Signed-off-by: Douglas Thompson <[EMAIL PROTECTED]>
---
commit 8ab17eba61575673d4e6a637a3987253cad9adaa
tree 1280fcac7b336cae61cd1e4a6dc9a82741b766ec
parent 8a80b43ddd3a4f7694df75869e13c3fc6e6c89f6
author Dave J
mpc85xx EDAC driver can claim them for usage.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
---
commit 8a80b43ddd3a4f7694df75869e13c3fc6e6c89f6
tree 772b956da2f4a1a55564519ececaf2e54be32248
parent 46b2835771ad8ef19b8e081e8c90439408c7645f
author Dave Jiang <[EMAIL PROTECTED]> Thu, 26 Jul 2
. The error reporting can be done two ways, via
interrupts, or polling.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Signed-off-by: Douglas Thompson <[EMAIL PROTECTED]>
---
drivers/edac/Kconfig|6
drivers/edac/Makefile |2
drivers/edac/mv64x60_e
interrupts from the mv64x60 bridge
chip or via polling mechanism provided by the EDAC core code.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Acked-by: Dale Farnsworth <[EMAIL PROTECTED]>
---
arch/powerpc/sysdev/mv64x60_dev.c | 115 +
1 files
interrupts from the mv64x60 bridge chip
or via polling mechanism provided by the EDAC core code.
Signed-off-by: Dave Jiang <[EMAIL PROTECTED]>
Acked-by: Dale Farnsworth <[EMAIL PROTECTED]>
---
The patch has been reworked per Paul's comments.
The mv64x60 EDAC driver can
40 matches
Mail list logo
