On Fri, Nov 17, 2006 at 07:13:05PM -0800, Oussama Sekkat wrote:
> Hi,
>
> I am still trying to measure the digital output noise (from the LFRX_A
> daughterboard).
Another random thought:
Since you are using the LFRX and it's DC coupled you must turn off
the ADC DC offset removal control loop in
On Fri, Nov 17, 2006 at 10:23:01PM -0800, Oussama Sekkat wrote:
> I actually get a very strange behavior now.
> Every time I rerun my program , the output of the logic analyzer changes.
> But the output that comes up the most often is the one I described before
> where bit 1 toggles, and bit 5 is a
On Fri, Nov 17, 2006 at 07:13:05PM -0800, Oussama Sekkat wrote:
I am still trying to measure the digital output noise (from the LFRX_A
daughterboard).
[and later:]
I fixed it now by making it a source instead. Thanks.
My output reading from the logic analyzer is now the following constant 16
b
I actually get a very strange behavior now.
Every time I rerun my program , the output of the logic analyzer changes.
But the output that comes up the most often is the one I described before
where bit 1 toggles, and bit 5 is asserted (sometimes) .
What I am trying to do is to get some delay meas
On 11/17/06, Brian Padalino <[EMAIL PROTECTED]> wrote:
On 11/17/06, Oussama Sekkat <[EMAIL PROTECTED]> wrote:
>
> Ok.
> I fixed it now by making it a source instead. Thanks.
> My output reading from the logic analyzer is now the following constant
16
> bit value: 1100 0011
> This seems
On 11/17/06, Oussama Sekkat <[EMAIL PROTECTED]> wrote:
Ok.
I fixed it now by making it a source instead. Thanks.
My output reading from the logic analyzer is now the following constant 16
bit value: 1100 0011
This seems to me a too high of a value since I shouldn't be receiving any
sig
On 11/17/06, Eric Blossom <[EMAIL PROTECTED]> wrote:
On Fri, Nov 17, 2006 at 07:13:05PM -0800, Oussama Sekkat wrote:
> Hi,
>
> I am still trying to measure the digital output noise (from the LFRX_A
> daughterboard).
> In the verilog code I made sure to connect the rx_a_a input to the
debug1
> in
On Fri, Nov 17, 2006 at 07:13:05PM -0800, Oussama Sekkat wrote:
> Hi,
>
> I am still trying to measure the digital output noise (from the LFRX_A
> daughterboard).
> In the verilog code I made sure to connect the rx_a_a input to the debug1
> input of the master control module
> master_control mas
Hi,
I am still trying to measure the digital output noise (from the LFRX_A
daughterboard).
In the verilog code I made sure to connect the rx_a_a input to the debug1
input of the master control module
master_control master_control
( .master_clk(clk64),.usbclk(usbclk) ...
...
On Fri, Nov 10, 2006 at 07:23:07PM -0800, Oussama Sekkat wrote:
> On 11/10/06, Eric Blossom <[EMAIL PROTECTED]> wrote:
>
> Yes, I could enable the output pins from the host and just connect the
> rx_a_a to one of the debug inputs in the master_control module. I thaught it
> wouldn't make a differe
On 11/10/06, Eric Blossom <[EMAIL PROTECTED]> wrote:
On Fri, Nov 10, 2006 at 06:01:02PM -0800, Oussama Sekkat wrote:> Hi,>> I'm trying to use my logic analyzer to measure the received noise.> Here is how I proceed to do that. First in the verilog code, I connect the
> 12 bit rx_a_a ADC input to th
On Fri, Nov 10, 2006 at 06:01:02PM -0800, Oussama Sekkat wrote:
> Hi,
>
> I'm trying to use my logic analyzer to measure the received noise.
> Here is how I proceed to do that. First in the verilog code, I connect the
> 12 bit rx_a_a ADC input to the io_rx_a DEBUG output by adding this line of
>
Hi,I'm trying to use my logic analyzer to measure the received noise.Here is how I proceed to do that. First in the verilog code, I connect the 12 bit rx_a_a ADC input to the io_rx_a DEBUG output by adding this line of code:
assign io_rx_a = {4'b, rx_a_a } I also make sure that the outputs of
13 matches
Mail list logo
