@@ -1859,6 +1867,34 @@ void AArch64DAGToDAGISel::SelectFrintFromVT(SDNode *N,
unsigned NumVecs,
SelectUnaryMultiIntrinsic(N, NumVecs, true, Opcode);
}
+template
+void AArch64DAGToDAGISel::SelectMultiVectorLuti(SDNode *Node,
+
@@ -1859,6 +1867,34 @@ void AArch64DAGToDAGISel::SelectFrintFromVT(SDNode *N,
unsigned NumVecs,
SelectUnaryMultiIntrinsic(N, NumVecs, true, Opcode);
}
+template
MDevereau wrote:
Done
https://github.com/llvm/llvm-project/pull/73317
___
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/74303
None
>From de96ce8075385a3404a24e6cb7d81e46e23f8089 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Mon, 4 Dec 2023 10:55:24 +
Subject: [PATCH] [AArch64][SME2] Remove IsPreservesZA from ldr_zt builtin
@@ -298,3 +298,11 @@ multiclass ZAAddSub {
defm SVADD : ZAAddSub<"add">;
defm SVSUB : ZAAddSub<"sub">;
+
+//
+// Spill and fill of ZT0
+//
+let TargetGuard = "sme2" in {
+ def SVLDR_ZT : Inst<"svldr_zt", "viQ", "", MergeNone, "aarch64_sme_ldr_zt",
[IsOverloadNone, IsStreamin
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/74303
>From de96ce8075385a3404a24e6cb7d81e46e23f8089 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Mon, 4 Dec 2023 10:55:24 +
Subject: [PATCH 1/2] [AArch64][SME2] Remove IsPreservesZA from ldr_zt builtin
--
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/74303
>From de96ce8075385a3404a24e6cb7d81e46e23f8089 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Mon, 4 Dec 2023 10:55:24 +
Subject: [PATCH 1/3] [AArch64][SME2] Remove IsPreservesZA from ldr_zt builtin
--
MDevereau wrote:
> This looks good to me, but I think it needs rebasing after
> https://github.com/llvm/llvm-project/pull/72849 landed. It also looks like
> @sdesmalen-arm left a comment about renaming ImmToTile - perhaps that could
> be done in this patch?
I've rebased it and changed the fun
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/76711
The ACLE defines these builtins as svmla[_single]_za32[_f32]_vg1x2, which means
the SVE_ACLE_FUNC macro should test the overloaded forms as
SVE_ACLE_FUNC(svmla,_single,_za32,_f32,_vg1x2)
https://github.com/AR
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/76711
>From 908da224bd01e4758392a98ba2191185d7296c6a Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Tue, 2 Jan 2024 11:36:33 +
Subject: [PATCH 1/2] [AArch64][SME2] Fix SME2 mla/mls tests
The ACLE defines the
@@ -246,7 +246,7 @@ void test_svmls_single2_f64(uint32_t slice_base,
svfloat64x2_t zn, svfloat64_t z
// CPP-CHECK-NEXT:ret void
//
void test_svmls_single4_f64(uint32_t slice_base, svfloat64x4_t zn, svfloat64_t
zm) __arm_streaming __arm_shared_za {
- SVE_ACLE_FUNC(svmls_s
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/76711
>From 908da224bd01e4758392a98ba2191185d7296c6a Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Tue, 2 Jan 2024 11:36:33 +
Subject: [PATCH 1/3] [AArch64][SME2] Fix SME2 mla/mls tests
The ACLE defines the
@@ -246,7 +246,7 @@ void test_svmls_single2_f64(uint32_t slice_base,
svfloat64x2_t zn, svfloat64_t z
// CPP-CHECK-NEXT:ret void
//
void test_svmls_single4_f64(uint32_t slice_base, svfloat64x4_t zn, svfloat64_t
zm) __arm_streaming __arm_shared_za {
- SVE_ACLE_FUNC(svmls_s
@@ -460,7 +460,7 @@ void test_svmla_single4_u16(uint32_t slice_base,
svuint16x4_t zn, svuint16_t zm)
//
void test_svmla_single4_s16(uint32_t slice_base, svint16x4_t zn, svint16_t zm)
__arm_streaming __arm_shared_za
{
- SVE_ACLE_FUNC(svmla_single_za32,,_s16,,_vg2x4)(slice_ba
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/76711
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/76711
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/76711
>From 908da224bd01e4758392a98ba2191185d7296c6a Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Tue, 2 Jan 2024 11:36:33 +
Subject: [PATCH 1/4] [AArch64][SME2] Fix SME2 mla/mls tests
The ACLE defines the
@@ -460,7 +460,7 @@ void test_svmla_single4_u16(uint32_t slice_base,
svuint16x4_t zn, svuint16_t zm)
//
void test_svmla_single4_s16(uint32_t slice_base, svint16x4_t zn, svint16_t zm)
__arm_streaming __arm_shared_za
{
- SVE_ACLE_FUNC(svmla_single_za32,,_s16,,_vg2x4)(slice_ba
@@ -494,7 +494,7 @@ void test_svmls_lane1_f16(uint32_t slice_base, svfloat16_t
zn, svfloat16_t zm) _
//
void test_svmls_lane1_bf16(uint32_t slice_base, svbfloat16_t zn, svbfloat16_t
zm) __arm_streaming __arm_shared_za
{
- SVE_ACLE_FUNC(svmls_lane_za32,,_bf16,,_vg2x1)(slice_
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/77656
This fixes cvt multi vector builtins that erroneously had inverted return
vectors and vector parameters. This caused the incorrect instructions to be
emitted.
>From 67be98b05d771dabe11af54b69532641fa548fb1 Mo
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/77656
>From 67be98b05d771dabe11af54b69532641fa548fb1 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Wed, 10 Jan 2024 17:58:30 +
Subject: [PATCH 1/2] [AArch64][SME] Fix multi vector cvt builtins
This fixes cv
@@ -3095,23 +3095,23 @@ let TargetPrefix = "aarch64" in {
[llvm_anyvector_ty, LLVMMatchType<0>,
LLVMMatchType<0>, LLVMMatchType<0>],
[IntrNoMem]>;
- class SME2_CVT_FtoI_VG2_Intrinsic
+ class SME2_CVT_ItoF_VG2_Intrinsic
@@ -34,118 +34,118 @@ define
@multi_vector_cvt_x2_bf16( %unu
;
; FCVTZS
;
-define {, }
@multi_vector_cvt_x2_f32_s32( %unused,
%zn0, %zn1) {
-; CHECK-LABEL: multi_vector_cvt_x2_f32_s32:
+define {, }
@multi_vector_cvt_x2_s32_f32( %unused,
%zn0, %zn1) {
+; CHECK-LABEL:
@@ -34,118 +34,118 @@ define
@multi_vector_cvt_x2_bf16( %unu
;
; FCVTZS
;
-define {, }
@multi_vector_cvt_x2_f32_s32( %unused,
%zn0, %zn1) {
-; CHECK-LABEL: multi_vector_cvt_x2_f32_s32:
+define {, }
@multi_vector_cvt_x2_s32_f32( %unused,
%zn0, %zn1) {
+; CHECK-LABEL:
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/77656
>From 67be98b05d771dabe11af54b69532641fa548fb1 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Wed, 10 Jan 2024 17:58:30 +
Subject: [PATCH 1/3] [AArch64][SME] Fix multi vector cvt builtins
This fixes cv
https://github.com/MDevereau ready_for_review
https://github.com/llvm/llvm-project/pull/85070
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/85070
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/78169
>From aa9b6e584e5f469d5ed5d8ceaa56c3b424a98b02 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Thu, 11 Jan 2024 17:21:10 +
Subject: [PATCH] [AArch64][SME2] Refactor arm_sme.td into multiclasses
Create s
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/78169
>From 79bf1ffc720d97e96bda477b445502d2cbe71369 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Thu, 11 Jan 2024 17:21:10 +
Subject: [PATCH] [AArch64][SME2] Refactor arm_sme.td into multiclasses
Create s
https://github.com/MDevereau ready_for_review
https://github.com/llvm/llvm-project/pull/78169
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau milestoned
https://github.com/llvm/llvm-project/pull/79276
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
MDevereau wrote:
/cherry-pick d9c20e437fe110fb79b5ca73a52762e5b930b361
https://github.com/llvm/llvm-project/pull/79276
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/85070
None
>From 51bd7b1ff944032e9aba5da1fd1a61bec0dafddd Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Wed, 13 Mar 2024 12:15:33 +
Subject: [PATCH] [clang][AArch64] Enable fp128 for aarch64 linux target
-
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/78169
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/79276
>From e98987ebb48839ea652d63dfaa62ed841b426e46 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Thu, 18 Jan 2024 15:41:25 +
Subject: [PATCH 1/3] [AArch64][SME] Implement inline-asm clobbers for za/zt0
Th
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/79276
>From e98987ebb48839ea652d63dfaa62ed841b426e46 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Thu, 18 Jan 2024 15:41:25 +
Subject: [PATCH 1/4] [AArch64][SME] Implement inline-asm clobbers for za/zt0
Th
@@ -10702,6 +10702,14 @@ AArch64TargetLowering::getRegForInlineAsmConstraint(
parseConstraintCode(Constraint) != AArch64CC::Invalid)
return std::make_pair(unsigned(AArch64::NZCV), &AArch64::CCRRegClass);
+ if (StringRef("{za}").equals_insensitive(Constraint)) {
+
@@ -507,6 +507,10 @@ bool AArch64RegisterInfo::isAsmClobberable(const
MachineFunction &MF,
MCRegisterInfo::regsOverlap(PhysReg, AArch64::X16))
return true;
+ // ZA/ZT0 registers are reserved but may be permitted in the clobber list.
+ if (PhysReg.id() == AArch64
@@ -10702,6 +10702,14 @@ AArch64TargetLowering::getRegForInlineAsmConstraint(
parseConstraintCode(Constraint) != AArch64CC::Invalid)
return std::make_pair(unsigned(AArch64::NZCV), &AArch64::CCRRegClass);
+ if (StringRef("{za}").equals_insensitive(Constraint)) {
https://github.com/MDevereau ready_for_review
https://github.com/llvm/llvm-project/pull/79276
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/79276
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/79276
This enables specifing "za" or "zt0" to the clobber list for inline asm. This
complies with the acle SME addition to the asm extension here:
https://github.com/ARM-software/acle/pull/276
>From e98987ebb48839ea
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/79276
>From e98987ebb48839ea652d63dfaa62ed841b426e46 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Thu, 18 Jan 2024 15:41:25 +
Subject: [PATCH 1/2] [AArch64][SME] Implement inline-asm clobbers for za/zt0
Th
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/77656
>From 67be98b05d771dabe11af54b69532641fa548fb1 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Wed, 10 Jan 2024 17:58:30 +
Subject: [PATCH 1/3] [AArch64][SME] Fix multi vector cvt builtins
This fixes cv
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/77656
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/76711
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/77947
Rename intrinsics for fcvtu to fcvtzu and fcvts to fcvtzs.
Use llvm_anyvector_ty for both multi vector returns and operands, therefore the
return and operands can be specified in the intrinsic call, e.g.
@llv
@@ -812,6 +819,23 @@ Address AArch64ABIInfo::EmitMSVAArg(CodeGenFunction &CGF,
Address VAListAddr,
/*allowHigherAlign*/ false);
}
+void AArch64TargetCodeGenInfo::checkFunctionCallABI(
+CodeGenModule &CGM, SourceLocation CallLoc, const FunctionDec
@@ -279,6 +279,8 @@ def err_builtin_needs_feature : Error<"%0 needs target
feature %1">;
def err_function_needs_feature : Error<
"always_inline function %1 requires target feature '%2', but would "
"be inlined into function %0 that is compiled without support for '%2'">;
+
@@ -0,0 +1,12 @@
+// RUN: %clang --target=aarch64-none-linux-gnu -march=armv9-a+sme -O3 -S
-Xclang -verify %s
+
+// Conflicting attributes when using always_inline
+__attribute__((always_inline)) __arm_locally_streaming
+int inlined_fn_local(void) {
+return 42;
+}
---
@@ -812,6 +819,24 @@ Address AArch64ABIInfo::EmitMSVAArg(CodeGenFunction &CGF,
Address VAListAddr,
/*allowHigherAlign*/ false);
}
+void AArch64TargetCodeGenInfo::checkFunctionCallABI(
+CodeGenModule &CGM, SourceLocation CallLoc, const FunctionDec
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/78169
Create some multiclasses for FMLA/FMLS, MLAL and MLSL to reduce the size of
arm_sme.td
>From 651facb641b57d8cd019b35d0912499d558bdc08 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Thu, 11 Jan 2024 17:21:
@@ -136,10 +136,10 @@ defm SVWRITE_ZA128 : ZAWrite<"za128", "csilUcUsUiUlhbfd",
"aarch64_sme_writeq",
let TargetGuard = "sme" in {
def SVZERO_MASK_ZA : SInst<"svzero_mask_za", "vi", "", MergeNone,
"aarch64_sme_zero",
- [IsOverloadNone, IsStreami
@@ -1720,21 +1720,29 @@ void SVEEmitter::createBuiltinZAState(raw_ostream &OS) {
for (auto *R : RV)
createIntrinsic(R, Defs);
- std::map> DefsZAState;
-
- uint64_t IsSharedZAFlag = getEnumValueForFlag("IsSharedZA");
+ std::map> IntrinsicsPerState;
for (auto &Def :
@@ -102,3 +102,8 @@ svint8_t missing_za(svint8_t zd, svbool_t pg, uint32_t
slice_base) __arm_streami
// expected-warning@+1 {{builtin call is not valid when calling from a
function without active ZA state}}
return svread_hor_za8_s8_m(zd, pg, 0, slice_base);
}
+
+__arm_n
@@ -3005,6 +3005,15 @@ enum ArmStreamingType {
ArmStreamingOrSVE2p1
};
+enum ArmSMEState : unsigned {
+ ArmNoState = 0,
+
+ ArmInZA = 0b01,
+ ArmOutZA = 0b10,
+ ArmInOutZA = 0b11,
+ ArmZAMask = 0b11,
MDevereau wrote:
```suggestion
ArmZAMask = ArmInOu
@@ -1720,21 +1720,29 @@ void SVEEmitter::createBuiltinZAState(raw_ostream &OS) {
for (auto *R : RV)
createIntrinsic(R, Defs);
- std::map> DefsZAState;
-
- uint64_t IsSharedZAFlag = getEnumValueForFlag("IsSharedZA");
+ std::map> IntrinsicsPerState;
for (auto &Def :
@@ -342,331 +342,331 @@ let TargetGuard = "sme2" in {
//
let TargetGuard = "sme2" in {
- def SVSMOPA : Inst<"svmopa_za32[_{d}]_m", "viPPdd", "s", MergeNone,
"aarch64_sme_smopa_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
- def SVUSMOPA : Inst<"svmopa_za3
https://github.com/MDevereau approved this pull request.
https://github.com/llvm/llvm-project/pull/78258
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/78258
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -136,10 +136,10 @@ defm SVWRITE_ZA128 : ZAWrite<"za128", "csilUcUsUiUlhbfd",
"aarch64_sme_writeq",
let TargetGuard = "sme" in {
def SVZERO_MASK_ZA : SInst<"svzero_mask_za", "vi", "", MergeNone,
"aarch64_sme_zero",
- [IsOverloadNone, IsStreami
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/77947
>From 5b2206518e380e8a5ee020f8ff12137cdda4cfa2 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Fri, 12 Jan 2024 14:01:10 +
Subject: [PATCH 1/2] [AArch64][SME2] Refine fcvtu/fcvts/scvtf/ucvtf
Rename intr
@@ -10056,7 +10056,7 @@ CodeGenFunction::getSVEOverloadTypes(const SVETypeFlags
&TypeFlags,
llvm::Type *DefaultType = getSVEType(TypeFlags);
- if (TypeFlags.isOverloadWhile())
+ if (TypeFlags.isOverloadWhile() || TypeFlags.isOverloadMultiVecCvt())
MDever
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/77947
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/77947
>From 83374edb041c2440f6bfb9413f62882d6e7b6b19 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Fri, 12 Jan 2024 14:01:10 +
Subject: [PATCH 1/2] [AArch64][SME2] Refine fcvtu/fcvts/scvtf/ucvtf
Rename intr
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/78961
None
>From 5b7d0d25709cb13840845af67409ec74083a96c6 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Mon, 22 Jan 2024 11:24:59 +
Subject: [PATCH] [AArch64][SME] Take arm_sme.h out of draft
---
clang/li
https://github.com/MDevereau ready_for_review
https://github.com/llvm/llvm-project/pull/78961
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/77947
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/78961
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/65306:
>From 0126977e7f0e21713609425202b6c6b940941d39 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Tue, 5 Sep 2023 08:19:11 +
Subject: [PATCH] Separate PNR into it's own Register Class
This patch separates
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/65306:
>From 0126977e7f0e21713609425202b6c6b940941d39 Mon Sep 17 00:00:00 2001
From: Matt Devereau
Date: Tue, 5 Sep 2023 08:19:11 +
Subject: [PATCH] Separate PNR into it's own Register Class
This patch separates
@@ -1492,9 +1492,17 @@ static bool isAllActivePredicate(Value *Pred) {
if (cast(Pred->getType())->getMinNumElements() <=
cast(UncastedPred->getType())->getMinNumElements())
Pred = UncastedPred;
+ if (match(Pred, m_Intrinsic(
+ m_ConstantI
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/135016
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
MDevereau wrote:
> Normally the way we handle target features is through
> ASTContext::getFunctionFeatureMap(); does that work here?
It works for AArch64, but it's causing errors in unexpected places.
CodeGen/X86/avx512-error.c and CodeGen/target-avx-abi-diag.c fail with
```
error: 'noevex-wa
https://github.com/MDevereau closed
https://github.com/llvm/llvm-project/pull/135016
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/137624
>From 9bed3ae2f1bb98fc6f53a17cca98da4b1562e1a7 Mon Sep 17 00:00:00 2001
From: Matthew Devereau
Date: Wed, 23 Apr 2025 12:27:02 +
Subject: [PATCH 1/2] [Clang][AArch64] Add pessimistic vscale_range when sve
https://github.com/MDevereau created
https://github.com/llvm/llvm-project/pull/137624
…eatures
The "target-features" function attribute is not currently considered when
adding vscale_range to a function. When +sve is pushed onto functions with
"#pragma attribute push(+sve)", the function pote
@@ -794,14 +795,22 @@ AArch64TargetInfo::getTargetBuiltins() const {
std::optional>
AArch64TargetInfo::getVScaleRange(const LangOptions &LangOpts,
- bool IsArmStreamingFunction) const {
+ bool IsArmStreamingFunc
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/137624
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/137624
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/137624
>From 9bed3ae2f1bb98fc6f53a17cca98da4b1562e1a7 Mon Sep 17 00:00:00 2001
From: Matthew Devereau
Date: Wed, 23 Apr 2025 12:27:02 +
Subject: [PATCH 1/4] [Clang][AArch64] Add pessimistic vscale_range when sve
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/137624
Rate limit · GitHub
body {
background-color: #f6f8fa;
color: #24292e;
font-family: -apple-system,BlinkMacSystemFont,Segoe
UI,Helvetica,Arial,sans
https://github.com/MDevereau edited
https://github.com/llvm/llvm-project/pull/137624
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
MDevereau wrote:
@efriedma-quic Is it OK for me to revert back to parsing the target-features
string without using `getFunctionFeatureMap` as it appears to have a bug?
https://github.com/llvm/llvm-project/pull/137624
___
cfe-commits mailing list
cfe-
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/137624
Rate limit · GitHub
body {
background-color: #f6f8fa;
color: #24292e;
font-family: -apple-system,BlinkMacSystemFont,Segoe
UI,Helvetica,Arial,sans
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/137624
Rate limit · GitHub
body {
background-color: #f6f8fa;
color: #24292e;
font-family: -apple-system,BlinkMacSystemFont,Segoe
UI,Helvetica,Arial,sans
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/137624
Rate limit · GitHub
body {
background-color: #f6f8fa;
color: #24292e;
font-family: -apple-system,BlinkMacSystemFont,Segoe
UI,Helvetica,Arial,sans
https://github.com/MDevereau updated
https://github.com/llvm/llvm-project/pull/137624
>From 9bed3ae2f1bb98fc6f53a17cca98da4b1562e1a7 Mon Sep 17 00:00:00 2001
From: Matthew Devereau
Date: Wed, 23 Apr 2025 12:27:02 +
Subject: [PATCH 1/7] [Clang][AArch64] Add pessimistic vscale_range when sve
MDevereau wrote:
> I really don't want the dependency chain that involves clang converting the
> target feature list to an LLVM attribute string, then grabbing the attribute
> out of the llvm::Function to parse it back into a feature list. That ties
> together the target info and codegen in a
101 - 188 of 188 matches
Mail list logo
