Mark,

On 12/22/2011 12:20 PM, Mark Langsdorf wrote:
> From: Rob Herring <rob.herr...@calxeda.com>
> 
> Signed-off-by: Rob Herring <rob.herr...@calxeda.com>
> Signed-off-by: Mark Langsdorf <mark.langsd...@calxeda.com>
> ---
>  hw/a9mpcore.c |    2 +-
>  1 files changed, 1 insertions(+), 1 deletions(-)
> 
> diff --git a/hw/a9mpcore.c b/hw/a9mpcore.c
> index 875ae98..93b0498 100644
> --- a/hw/a9mpcore.c
> +++ b/hw/a9mpcore.c
> @@ -13,7 +13,7 @@
>  /* Configuration for arm_gic.c:
>   * number of external IRQ lines, max number of CPUs, how to ID current CPU
>   */
> -#define GIC_NIRQ 96
> +#define GIC_NIRQ 160
>  #define NCPU 4

This needs to be run-time. The value gets put in a register and read by
the OS. It breaks platforms expecting 96 irqs.

Rob

Reply via email to