On Mon, 21 Dec 2020 at 15:24, Philippe Mathieu-Daudé <f4...@amsat.org> wrote:
> On 12/21/20 6:28 AM, Guenter Roeck wrote:
> >   84: ec432000        mar     acc0, r2, r3
> >         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
> >
> > This is supposed to be a DSP or iWMMXt coprocessor instruction.
> > I did notice that the code to support xscale instructions has changed 
> > significantly
> > in qemu v5.2.
>
> Indeed a lot changed...
>
> I had a quick look. The instruction is decoded in aa32 as LDR_ri.

It isn't, incidentally. LDR_ri has 010 in bits [27:25], and this
insn has 110.

thanks
-- PMM

Reply via email to