On 10/7/07, Marian Balakowicz <[EMAIL PROTECTED]> wrote:
>
> Add device tree source file for TQM5200 board.
>
> Signed-off-by: Marian Balakowicz <[EMAIL PROTECTED]>
> Signed-off-by: Grzegorz Bernacki <[EMAIL PROTECTED]>
> Signed-off-by: Martin Krause <[EMAIL PROTECTED]>
> ---
>
> tqm5200.dts | 217
> ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 217 insertions(+)
>
> diff --git a/arch/powerpc/boot/dts/tqm5200.dts
> b/arch/powerpc/boot/dts/tqm5200.dts
> new file mode 100644
> index 0000000..e3e0ebf
> --- /dev/null
> +++ b/arch/powerpc/boot/dts/tqm5200.dts
> @@ -0,0 +1,217 @@
> +/*
> + * TQM5200 board Device Tree Source
> + *
> + * Copyright (C) 2007 Semihalf
> + * Modified for TQM5200 by Marian Balakowicz <[EMAIL PROTECTED]>
> + *
> + * Copyright 2006-2007 Secret Lab Technologies Ltd.
> + * Grant Likely <[EMAIL PROTECTED]>
You don't really need to preserve my copyright here. It will not
bother me if you remove it.
> + *
> + * This program is free software; you can redistribute it and/or modify it
> + * under the terms of the GNU General Public License as published by the
> + * Free Software Foundation; either version 2 of the License, or (at your
> + * option) any later version.
> + */
> +
> +/*
> + * WARNING: Do not depend on this tree layout remaining static just yet.
> + * The MPC5200 device tree conventions are still in flux
> + * Keep an eye on the linuxppc-dev mailing list for more details
> + */
> +
> +/ {
> + model = "fsl,tqm5200";
"fsl," is not appropriate as the TQM5200 is not a freescale product.
We need a new abbreviation for tq-components.
> + compatible = "fsl,tqm5200\0generic-mpc5200";
Ditto
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + cpus {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + PowerPC,[EMAIL PROTECTED] {
> + device_type = "cpu";
> + reg = <0>;
> + d-cache-line-size = <20>;
> + i-cache-line-size = <20>;
> + d-cache-size = <4000>; // L1, 16K
> + i-cache-size = <4000>; // L1, 16K
> + timebase-frequency = <0>; // from bootloader
> + bus-frequency = <0>; // from bootloader
> + clock-frequency = <0>; // from bootloader
> + 32-bit;
> + };
> + };
> +
> + memory {
> + device_type = "memory";
> + reg = <00000000 04000000>; // 64MB
> + };
> +
> + [EMAIL PROTECTED] {
I think we're moving to the convetion of naming these nodes
"soc@<addr>" now. (You can drop the 5200 for the node name)
> + model = "fsl,mpc5200";
> + compatible = "mpc5200";
> + revision = ""; // from bootloader
> + #interrupt-cells = <3>;
> + device_type = "soc";
> + ranges = <0 f0000000 f0010000>;
> + reg = <f0000000 00010000>;
> + bus-frequency = <0>; // from bootloader
> + system-frequency = <0>; // from bootloader
> +
> + [EMAIL PROTECTED] {
> + compatible = "mpc5200b-cdm\0mpc5200-cdm";
> + reg = <200 38>;
> + };
> +
> + mpc5200_pic: [EMAIL PROTECTED] {
> + // 5200 interrupts are encoded into two levels;
> + interrupt-controller;
> + #interrupt-cells = <3>;
> + device_type = "interrupt-controller";
> + compatible = "mpc5200-pic";
> + reg = <500 80>;
> + built-in;
> + };
> +
> + [EMAIL PROTECTED] { // General Purpose Timer
> + compatible = "mpc5200-gpt";
> + device_type = "gpt";
> + cell-index = <0>;
> + reg = <600 10>;
> + interrupts = <1 9 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + has-wdt;
> + };
> +
> + [EMAIL PROTECTED] {
> + compatible = "mpc5200-gpio";
> + reg = <b00 40>;
> + interrupts = <1 7 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] {
> + device_type = "usb-ohci-be";
> + compatible = "mpc5200-ohci\0ohci-be";
> + reg = <1000 ff>;
> + interrupts = <2 6 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] {
> + #interrupt-cells = <1>;
> + #size-cells = <2>;
> + #address-cells = <3>;
> + device_type = "pci";
> + compatible = "mpc5200-pci";
> + reg = <d00 100>;
> + interrupt-map-mask = <f800 0 0 7>;
> + interrupt-map = <c000 0 0 1 &mpc5200_pic 0 0 3
> + c000 0 0 2 &mpc5200_pic 0 0 3
> + c000 0 0 3 &mpc5200_pic 0 0 3
> + c000 0 0 4 &mpc5200_pic 0 0 3>;
> + clock-frequency = <0>; // From boot loader
> + interrupts = <2 8 0 2 9 0 2 a 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + bus-range = <0 0>;
> + ranges = <42000000 0 80000000 80000000 0 10000000
> + 02000000 0 90000000 90000000 0 10000000
> + 01000000 0 00000000 a0000000 0 01000000>;
> + };
> +
> + [EMAIL PROTECTED] {
> + device_type = "dma-controller";
> + compatible = "mpc5200-bestcomm";
> + reg = <1200 80>;
> + interrupts = <3 0 0 3 1 0 3 2 0 3 3 0
> + 3 4 0 3 5 0 3 6 0 3 7 0
> + 3 8 0 3 9 0 3 a 0 3 b 0
> + 3 c 0 3 d 0 3 e 0 3 f 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] {
> + compatible = "mpc5200-xlb";
> + reg = <1f00 100>;
> + };
> +
> + [EMAIL PROTECTED] { // PSC1
> + device_type = "serial";
> + compatible = "mpc5200-psc-uart";
> + port-number = <0>; // Logical port assignment
> + cell-index = <0>;
> + reg = <2000 100>;
> + interrupts = <2 1 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] { // PSC2
> + device_type = "serial";
> + compatible = "mpc5200-psc-uart";
> + port-number = <1>; // Logical port assignment
> + cell-index = <1>;
> + reg = <2200 100>;
> + interrupts = <2 2 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] { // PSC3
> + device_type = "serial";
> + compatible = "mpc5200-psc-uart";
> + port-number = <2>; // Logical port assignment
> + cell-index = <2>;
> + reg = <2400 100>;
> + interrupts = <2 3 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] {
> + device_type = "network";
> + compatible = "mpc5200-fec";
> + reg = <3000 800>;
> + interrupts = <2 5 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] {
> + device_type = "ata";
> + compatible = "mpc5200b-ata\0mpc5200-ata";
> + reg = <3a00 100>;
> + interrupts = <2 7 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + };
> +
> + [EMAIL PROTECTED] {
> + device_type = "i2c";
> + compatible = "mpc5200-i2c\0fsl-i2c";
> + cell-index = <1>;
> + reg = <3d40 40>;
> + interrupts = <2 10 0>;
> + interrupt-parent = <&mpc5200_pic>;
> + fsl5200-clocking;
> + };
> +
> + [EMAIL PROTECTED] {
> + device_type = "sram";
> + compatible = "mpc5200-sram\0sram";
> + reg = <8000 4000>;
> + };
> +
> + [EMAIL PROTECTED] {
> + device_type = "rom";
> + compatible = "direct-mapped";
> + reg = <0c000000 02000000>;
> + probe-type = "CFI";
> + bank-width = <4>;
> + partitions = <00000000 000a0000
> + 000a0000 00020000
> + 000c0000 00240000
> + 00300000 00200000
> + 00500000 00400000
> + 00900000 00800000
> + 01100000 00f00000>;
> + partition-names =
> "firmware\0dtb\0kernel\0initrd\0small-fs\0misc\0big-fs";
> + };
> + };
> +};
>
>
> _______________________________________________
> Linuxppc-dev mailing list
> Linuxppc-dev@ozlabs.org
> https://ozlabs.org/mailman/listinfo/linuxppc-dev
>
--
Grant Likely, B.Sc., P.Eng.
Secret Lab Technologies Ltd.
[EMAIL PROTECTED]
(403) 399-0195
_______________________________________________
Linuxppc-dev mailing list
Linuxppc-dev@ozlabs.org
https://ozlabs.org/mailman/listinfo/linuxppc-dev
