Quoting Paul Cercueil (2018-06-27 05:14:58)
> The register field for configuring the divider for the i2s clock
> occupies the bits [8-0], which means 9 bits and not 8.
> 
> Signed-off-by: Paul Cercueil <p...@crapouillou.net>
> ---

Applied to clk-next

Reply via email to