[Bug target/108185] [RISC-V]RVV assemble not set vsetvli correct.

[jiawei at iscas dot ac.cn via Gcc-bugs]

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=108185

jiawei <jiawei at iscas dot ac.cn> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
            Version|13.0                        |fortran-dev

--- Comment #1 from jiawei <jiawei at iscas dot ac.cn> ---
        vl1re8.v        v25,0(a0)
        sub     a5,a3,a5
        vs1r.v  v25,0(a1)
        vs1r.v  v25,0(a5)
        addi    a4,a1,800
        csrr    t0,vlenb
        slli    t1,t0,1
        vsetvli a5,zero,e8,m1,ta,ma
        vsm.v   v25,0(a4)