Sorry, not FPGA, a FIFO. Now, I have changed that for the axi_fifo to check. The connections are: Input payload -> Axi_fifo -> Output payload. However, I don't get the same data at input and output. Also, it seems that the output is repeated.
_______________________________________________ USRP-users mailing list -- [email protected] To unsubscribe send an email to [email protected]
