Yes, I commented on two other clock sections now I built the FPGA bitstream successfully... thanks very much
>
x300_with_fft (another copy).yml
Description: application/yaml
_______________________________________________ USRP-users mailing list -- usrp-users@lists.ettus.com To unsubscribe send an email to usrp-users-le...@lists.ettus.com
