I'm working with an E320 using UHD 4.0. I've been working through the video "RFNoC 4 Workshop - GRCon 2020" to install my own custom signal processing block into the RFNoC on the FPGA.
I've also been following the guide AN-121 "Debugging FPGA images" and have added Chip Scope probes to the payload and context stream signals. I have got to the point where I have the block instantiated in the FPGA. Running the example GNU radio code that streams samples from the host computer through the gain block and pack to the PC works as expected. I am also able to capture the payload and context stream signals in Chip Scope. However if I reconfigure the GNU radio to "RFNoC RX Radio"->"RFNoC Digital Down Converter"->"RFNoC Gain"->"RFNoC Rx Streamer"->"QT GUI Time Sink" the system no longer works. The Time Sink appears but the GNU Radio console is saying rfnoc_rx_streamer0 - UHD.recv() call timed out. Removing the gain block from the GNU radio design restores operation, so it appears that the gain block is in some way blocking the streaming data. I've also rebuilt the FPGA with the gain block connected between the DDC and Stream Endpoint but the results are the same. I've tried reverting the gain block code back to that generated rfnocmodtool, which just loops the context and payload data straight through. Does anybody have any idea why this block would be stopping data internally generated within the USRP from streaming out, whereas it works Ok when data is flowing from and back to the host? Any help would be greatly appreciated, Mark ________________________________ This email and any files transmitted with it are confidential and intended solely for the use of the individual or entity to whom they are addressed. If you have received this email in error please notify the system manager.
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
