On Thu, Aug 13, 2020 at 4:53 PM Marcus D. Leech <patchvonbr...@gmail.com> wrote:
> Has it always had this problem, or did it develop over time? > This is a new development, so yes. If you revert to UHD 3.14 does it display the same issue? > Yes. Does anyone have an FPGA build with chipscope hooked up to the b200_ref_pll internals? It would be interesting to see what the DAC is doing. I would do it myself, but it will probably take a day to remember how to do it in ISE. ah
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
