On 04/26/2018 09:48 AM, Thomas via USRP-users wrote:
Dear users
On a B200 board how do we via the C-api utilize a higher ADC-sample
rate than output sample rate. Assume we want 16MSPS out and a sample
rate of 32MHz, ie. utilizing the AD9364 HB3, HB2, HB1 and FIR to
decimate by 2. Should we just call
virtualvoidset_master_clock_rate(doublerate, size_tmboard=
ALL_MBOARDS) = 0;
with 32 MHz ?
and
virtualvoidset_rx_rate(doublerate, size_tchan= ALL_CHANS) = 0;
with 16 MHz ?
Or is there another method ?!?!?
Next how to change the RX-FIR filter of the AD9364 ?!?
/fabric
Your master-clock/sample-rate approach is correct.
Julian Arnold wrote some demo-code a while back showing how to use the
UHD FIR FILTER interface:
https://github.com/jarn0ld/uhd-filter-tool/blob/master/filter_tool.cpp
_______________________________________________
USRP-users mailing list
USRP-users@lists.ettus.com
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
