How would I then include negative numbers on the Verilog side to kill the offset? I'm a bit more comfortable with fpga design than with SDR, so for testing purposes I'd prefer to do it that way.
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
