hi, i am trying to include a couple of systemverilog files in the list of sources for a custom rfnoc block.
if i do that i can see in the log that all files with .sv extension are ignored and of course their modules are not found. if i launch compilation in gui mode and then add files back it works... is there any way of avoiding this manual step? thanks, Dario Pennisi
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
