Hi,
Can anyone point to any documentation or give some insight on how the E310 FPGA Verilog code design is laid out? I am not familiar with Verilog, and just extrapolating from what I understand from VHDL. What is the top level module? The e310.v file? What is the structure? I cannot find any documentation on the FPGA code other than the build instructions found here: https://files.ettus.com/manual/md_usrp3_build_instructions.html and the comments in the verilog code itself. Is there anything else in terms of documentation? Thank you, Jenn
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
