Hi Marek, On Thu, Sep 13, 2012 at 4:28 AM, Marek Vasut <ma...@denx.de> wrote: > Dear Michal Simek, >> + /* >> + * Following is the setup for Network Control register. >> + * Bit 2: Set to enable Receive operation. >> + * Bit 3: Set to enable Transmitt operation. >> + * Bit 4: Set to enable MDIO operation. >> + */ >> + tmp = readl(®s->nwctrl); >> + /* MDIO, Rx and Tx enable */ >> + tmp |= ZYNQ_GEM_NWCTRL_MDEN_MASK | ZYNQ_GEM_NWCTRL_RXEN_MASK | >> + ZYNQ_GEM_NWCTRL_TXEN_MASK; >> + writel(tmp, ®s->nwctrl); > > setbits_le32()
This is not equivalent. Using setbits_le32() will not provide a dmb() on the operations the way that readl(), writel() does. I believe this will cause problems when the dcache is enabled, right? -Joe _______________________________________________ U-Boot mailing list U-Boot@lists.denx.de http://lists.denx.de/mailman/listinfo/u-boot