Currently the u-boot GDSC driver has no flags passed, which leads to
some GDSCs being treated wrongly, mostly ones that don't have
POLL_CFG_GDSCR set.

Correct this by import all GDSC flags into the clock drivers and then
start using the correct behavior for GDSCs that don't have
POLL_CFG_GDSCR set.

---
Changes in v2:
- Take over series
- Split patches (done by Alexey)
- Rebase on latest u-boot code, adjusting more clock drivers in the
  process
- Link to v1: 
https://lore.kernel.org/u-boot/[email protected]/

To: Sumit Garg <[email protected]>
To: [email protected]
To: [email protected]
Cc: Lukasz Majewski <[email protected]>
Cc: Casey Connolly <[email protected]>
Cc: Neil Armstrong <[email protected]>
Cc: Tom Rini <[email protected]>
Cc: Alexey Minnekhanov <[email protected]>
Cc: Luca Weiss <[email protected]>
Cc: Balaji Selvanathan <[email protected]>
Cc: Ajit Singh <[email protected]>
Cc: Biswapriyo Nath <[email protected]>

---
Alexey Minnekhanov (4):
      clk/qcom: Print more details about stuck GDSC
      clk/qcom: Import GDSC flags from Linux
      clk/qcom: Add newly added GDSC flags to all qcom clk drivers
      clk/qcom: Treat different GDSCs differently

 drivers/clk/qcom/clock-milos.c    |  6 ++---
 drivers/clk/qcom/clock-qcom.c     | 46 ++++++++++++++++++++++-----------
 drivers/clk/qcom/clock-qcom.h     | 20 +++++++++++++++
 drivers/clk/qcom/clock-qcs8300.c  |  4 +--
 drivers/clk/qcom/clock-sa8775p.c  |  4 +--
 drivers/clk/qcom/clock-sc7280.c   |  8 +++---
 drivers/clk/qcom/clock-sdm845.c   | 42 +++++++++++++++---------------
 drivers/clk/qcom/clock-sm6125.c   |  8 +++---
 drivers/clk/qcom/clock-sm6350.c   |  4 +--
 drivers/clk/qcom/clock-sm8150.c   | 14 +++++-----
 drivers/clk/qcom/clock-sm8550.c   | 16 ++++++------
 drivers/clk/qcom/clock-sm8650.c   | 16 ++++++------
 drivers/clk/qcom/clock-x1e80100.c | 54 +++++++++++++++++++--------------------
 13 files changed, 139 insertions(+), 103 deletions(-)
---
base-commit: 501d76ca801343cce6dafb17740a8b679ed17072
change-id: 20260715-gdsc-flags-0c90128d6b7a

Best regards,
--  
Luca Weiss <[email protected]>

Reply via email to