The ethernet0_rmii_pins_a pinmux change has no effect on any
DHSOM based hardware. The mco2_pins_a and mco2_sleep_pins_a
are both part of stm32mp15-pinctrl.dtsi . Drop both pinmux
changes.

Signed-off-by: Marek Vasut <ma...@denx.de>
---
Cc: Patrice Chotard <patrice.chot...@foss.st.com>
Cc: Patrick Delaunay <patrick.delau...@foss.st.com>
Cc: Tom Rini <tr...@konsulko.com>
Cc: u-b...@dh-electronics.com
Cc: u-boot@lists.denx.de
Cc: uboot-st...@st-md-mailman.stormreply.com
---
 arch/arm/dts/stm32mp15xx-dhcom-u-boot.dtsi | 28 ----------------------
 1 file changed, 28 deletions(-)

diff --git a/arch/arm/dts/stm32mp15xx-dhcom-u-boot.dtsi 
b/arch/arm/dts/stm32mp15xx-dhcom-u-boot.dtsi
index dd67e960a64..0d9b2201e90 100644
--- a/arch/arm/dts/stm32mp15xx-dhcom-u-boot.dtsi
+++ b/arch/arm/dts/stm32mp15xx-dhcom-u-boot.dtsi
@@ -36,17 +36,6 @@
        /delete-property/ st,eth-ref-clk-sel;
 };
 
-&ethernet0_rmii_pins_a {
-       pins1 {
-               pinmux = <STM32_PINMUX('G', 13, AF11)>, /* ETH1_RMII_TXD0 */
-                        <STM32_PINMUX('G', 14, AF11)>, /* ETH1_RMII_TXD1 */
-                        <STM32_PINMUX('B', 11, AF11)>, /* ETH1_RMII_TX_EN */
-                        <STM32_PINMUX('A', 1, AF11)>,  /* ETH1_RMII_REF_CLK */
-                        <STM32_PINMUX('A', 2, AF11)>,  /* ETH1_MDIO */
-                        <STM32_PINMUX('C', 1, AF11)>;  /* ETH1_MDC */
-       };
-};
-
 &i2c4 {
        bootph-all;
        bootph-pre-ram;
@@ -66,23 +55,6 @@
        /delete-property/ reset-gpios;
 };
 
-&pinctrl {
-       mco2_pins_a: mco2-0 {
-               pins {
-                       pinmux = <STM32_PINMUX('G', 2, AF1)>; /* MCO2 */
-                       bias-disable;
-                       drive-push-pull;
-                       slew-rate = <2>;
-               };
-       };
-
-       mco2_sleep_pins_a: mco2-sleep-0 {
-               pins {
-                       pinmux = <STM32_PINMUX('G', 2, ANALOG)>; /* MCO2 */
-               };
-       };
-};
-
 &pmic {
        bootph-all;
        bootph-pre-ram;
-- 
2.45.2

Reply via email to