On Tue, Nov 22, 2016 at 07:41:09PM +0800, Peng Fan wrote: > Before disable cache, need to first flush cache. > > There maybe dirty data in D-Cache before disable D-Cache. > After disable D-Cache, the first store instructions in > psci_v7_flush_dcache_all will directly store registers > {r4-r5, r7, r9-r11, lr} to memory. > If there is dirty data before disable D-Cache, > psci_v7_flush_dcache_all will flush data to memory, > and may overwrite the memory that hold the registers > {r4-r5, r7, r9-r11, lr}. > > So before disable cache, first flush D-Cache. > > Signed-off-by: Peng Fan <peng....@nxp.com> > Cc: Albert Aribaud <albert.u.b...@aribaud.net> > Cc: Chen-Yu Tsai <w...@csie.org> > Cc: Hans de Goede <hdego...@redhat.com> > Cc: Hongbo Zhang <hongbo.zh...@nxp.com> > Cc: York Sun <york....@nxp.com> > Cc: Marc Zyngier <marc.zyng...@arm.com> > Cc: Tom Rini <tr...@konsulko.com>
Applied to u-boot/master, thanks! -- Tom
signature.asc
Description: Digital signature
_______________________________________________ U-Boot mailing list U-Boot@lists.denx.de http://lists.denx.de/mailman/listinfo/u-boot