This has not been converted to Generic Board, so should be removed.
(See doc/README.generic-board for details.)

Signed-off-by: Masahiro Yamada <yamada.masah...@socionext.com>
---

 arch/powerpc/cpu/mpc5xxx/Kconfig |   4 -
 board/ipek01/Kconfig             |   9 -
 board/ipek01/MAINTAINERS         |   6 -
 board/ipek01/Makefile            |   8 -
 board/ipek01/ipek01.c            | 268 ----------------------------
 configs/ipek01_defconfig         |   4 -
 include/configs/ipek01.h         | 374 ---------------------------------------
 7 files changed, 673 deletions(-)
 delete mode 100644 board/ipek01/Kconfig
 delete mode 100644 board/ipek01/MAINTAINERS
 delete mode 100644 board/ipek01/Makefile
 delete mode 100644 board/ipek01/ipek01.c
 delete mode 100644 configs/ipek01_defconfig
 delete mode 100644 include/configs/ipek01.h

diff --git a/arch/powerpc/cpu/mpc5xxx/Kconfig b/arch/powerpc/cpu/mpc5xxx/Kconfig
index 23117ac..bbfc54f 100644
--- a/arch/powerpc/cpu/mpc5xxx/Kconfig
+++ b/arch/powerpc/cpu/mpc5xxx/Kconfig
@@ -18,9 +18,6 @@ config TARGET_A4M072
 config TARGET_CM5200
        bool "Support cm5200"
 
-config TARGET_IPEK01
-       bool "Support ipek01"
-
 config TARGET_JUPITER
        bool "Support jupiter"
 
@@ -70,7 +67,6 @@ source "board/a4m072/Kconfig"
 source "board/cm5200/Kconfig"
 source "board/ifm/o2dnt2/Kconfig"
 source "board/intercontrol/digsy_mtc/Kconfig"
-source "board/ipek01/Kconfig"
 source "board/jupiter/Kconfig"
 source "board/motionpro/Kconfig"
 source "board/munices/Kconfig"
diff --git a/board/ipek01/Kconfig b/board/ipek01/Kconfig
deleted file mode 100644
index 34e094d..0000000
--- a/board/ipek01/Kconfig
+++ /dev/null
@@ -1,9 +0,0 @@
-if TARGET_IPEK01
-
-config SYS_BOARD
-       default "ipek01"
-
-config SYS_CONFIG_NAME
-       default "ipek01"
-
-endif
diff --git a/board/ipek01/MAINTAINERS b/board/ipek01/MAINTAINERS
deleted file mode 100644
index 060f8a5..0000000
--- a/board/ipek01/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-IPEK01 BOARD
-M:     Wolfgang Grandegger <w...@denx.de>
-S:     Maintained
-F:     board/ipek01/
-F:     include/configs/ipek01.h
-F:     configs/ipek01_defconfig
diff --git a/board/ipek01/Makefile b/board/ipek01/Makefile
deleted file mode 100644
index a786ab2..0000000
--- a/board/ipek01/Makefile
+++ /dev/null
@@ -1,8 +0,0 @@
-#
-# (C) Copyright 2003-2006
-# Wolfgang Denk, DENX Software Engineering, w...@denx.de.
-#
-# SPDX-License-Identifier:     GPL-2.0+
-#
-
-obj-y  := ipek01.o
diff --git a/board/ipek01/ipek01.c b/board/ipek01/ipek01.c
deleted file mode 100644
index 2078f53..0000000
--- a/board/ipek01/ipek01.c
+++ /dev/null
@@ -1,268 +0,0 @@
-/*
- * (C) Copyright 2003-2004
- * Wolfgang Denk, DENX Software Engineering, w...@denx.de.
- *
- * (C) Copyright 2004
- * Mark Jonas, Freescale Semiconductor, mark.jo...@motorola.com.
- *
- * (C) Copyright 2006
- * MicroSys GmbH
- *
- * (C) Copyright 2009
- * Wolfgang Grandegger, DENX Software Engineering, w...@denx.de.
- *
- * SPDX-License-Identifier:    GPL-2.0+
- */
-
-#include <common.h>
-#include <mpc5xxx.h>
-#include <pci.h>
-#include <netdev.h>
-#include <miiphy.h>
-#include <libfdt.h>
-#include <mb862xx.h>
-#include <video_fb.h>
-#include <asm/processor.h>
-#include <asm/io.h>
-
-#ifdef CONFIG_OF_LIBFDT
-#include <fdt_support.h>
-#endif /* CONFIG_OF_LIBFDT */
-
-/* mt46v16m16-75 */
-#ifdef CONFIG_MPC5200_DDR
-/* Settings for XLB = 132 MHz */
-#define SDRAM_MODE     0x018D0000
-#define SDRAM_EMODE    0x40090000
-#define SDRAM_CONTROL  0x714f0f00
-#define SDRAM_CONFIG1  0x73722930
-#define SDRAM_CONFIG2  0x47770000
-#define SDRAM_TAPDELAY 0x10000000
-#else
-#error SDRAM is not supported on this board
-#endif
-
-DECLARE_GLOBAL_DATA_PTR;
-
-static void sdram_start (int hi_addr)
-{
-       struct mpc5xxx_sdram *sdram = (struct mpc5xxx_sdram *)MPC5XXX_SDRAM;
-       long hi_addr_bit = hi_addr ? 0x01000000 : 0;
-
-       /* unlock mode register */
-       out_be32 (&sdram->ctrl, SDRAM_CONTROL | 0x80000000 | hi_addr_bit);
-
-       /* precharge all banks */
-       out_be32 (&sdram->ctrl, SDRAM_CONTROL | 0x80000002 | hi_addr_bit);
-
-       /* set mode register: extended mode */
-       out_be32 (&sdram->mode, SDRAM_EMODE);
-
-       /* set mode register: reset DLL */
-       out_be32 (&sdram->mode, SDRAM_MODE | 0x04000000);
-
-       /* precharge all banks */
-       out_be32 (&sdram->ctrl, SDRAM_CONTROL | 0x80000002 | hi_addr_bit);
-
-       /* auto refresh */
-       out_be32 (&sdram->ctrl, SDRAM_CONTROL | 0x80000004 | hi_addr_bit);
-
-       /* set mode register */
-       out_be32 (&sdram->mode, SDRAM_MODE);
-
-       /* normal operation */
-       out_be32 (&sdram->ctrl, SDRAM_CONTROL | hi_addr_bit);
-}
-
-/*
- * ATTENTION: Although partially referenced initdram does NOT make real
- *           use of CONFIG_SYS_SDRAM_BASE. The code does not work if
- *           CONFIG_SYS_SDRAM_BASE is something else than 0x00000000.
- */
-
-phys_size_t initdram (int board_type)
-{
-       struct mpc5xxx_mmap_ctl *mmap_ctl =
-               (struct mpc5xxx_mmap_ctl *)CONFIG_SYS_MBAR;
-       struct mpc5xxx_sdram *sdram = (struct mpc5xxx_sdram *)MPC5XXX_SDRAM;
-       struct mpc5xxx_cdm *cdm = (struct mpc5xxx_cdm *)MPC5XXX_CDM;
-       ulong dramsize = 0;
-       ulong dramsize2 = 0;
-       ulong test1, test2;
-
-       /* setup SDRAM chip selects */
-       out_be32 (&mmap_ctl->sdram0, 0x0000001e);       /* 2G at 0x0 */
-       out_be32 (&mmap_ctl->sdram1, 0x00000000);       /* disabled */
-
-       /* setup config registers */
-       out_be32 (&sdram->config1, SDRAM_CONFIG1);
-       out_be32 (&sdram->config2, SDRAM_CONFIG2);
-
-       /* set tap delay */
-       out_be32 (&cdm->porcfg, SDRAM_TAPDELAY);
-
-       /* find RAM size using SDRAM CS0 only */
-       sdram_start (0);
-       test1 = get_ram_size ((long *)CONFIG_SYS_SDRAM_BASE, 0x80000000);
-       sdram_start (1);
-       test2 = get_ram_size ((long *)CONFIG_SYS_SDRAM_BASE, 0x80000000);
-       if (test1 > test2) {
-               sdram_start (0);
-               dramsize = test1;
-       } else {
-               dramsize = test2;
-       }
-
-       /* memory smaller than 1MB is impossible */
-       if (dramsize < (1 << 20))
-               dramsize = 0;
-
-       /* set SDRAM CS0 size according to the amount of RAM found */
-       if (dramsize > 0)
-               out_be32 (&mmap_ctl->sdram0,
-                         0x13 + __builtin_ffs (dramsize >> 20) - 1);
-       else
-               out_be32 (&mmap_ctl->sdram1, 0);        /* disabled */
-
-       /*
-        * On MPC5200B we need to set the special configuration delay in the
-        * DDR controller. Please refer to Freescale's AN3221 "MPC5200B SDRAM
-        * Initialization and Configuration", 3.3.1 SDelay--MBAR + 0x0190:
-        *
-        * "The SDelay should be written to a value of 0x00000004. It is
-        * required to account for changes caused by normal wafer processing
-        * parameters."
-        */
-       out_be32 (&sdram->sdelay, 0x04);
-
-       return dramsize + dramsize2;
-}
-
-int checkboard (void)
-{
-       puts ("Board: IPEK01 \n");
-       return 0;
-}
-
-void flash_preinit (void)
-{
-       struct mpc5xxx_lpb *lpb = (struct mpc5xxx_lpb *)MPC5XXX_LPB;
-
-       /*
-        * Now, when we are in RAM, enable flash write
-        * access for detection process.
-        * Note that CS_BOOT cannot be cleared when
-        * executing in flash.
-        */
-       clrbits_be32 (&lpb->cs0_cfg, 0x1);      /* clear RO */
-}
-
-void flash_afterinit (ulong start, ulong size)
-{
-       struct mpc5xxx_mmap_ctl *mmap_ctl =
-               (struct mpc5xxx_mmap_ctl *)CONFIG_SYS_MBAR;
-
-#if defined(CONFIG_BOOT_ROM)
-       /* adjust mapping */
-       out_be32 (&mmap_ctl->cs1_start, START_REG (start));
-       out_be32 (&mmap_ctl->cs1_stop, STOP_REG (start, size));
-#else
-       /* adjust mapping */
-       out_be32 (&mmap_ctl->boot_start, START_REG (start));
-       out_be32 (&mmap_ctl->cs0_start, START_REG (start));
-       out_be32 (&mmap_ctl->boot_stop, STOP_REG (start, size));
-       out_be32 (&mmap_ctl->cs0_stop, STOP_REG (start, size));
-#endif
-}
-
-extern flash_info_t flash_info[];      /* info for FLASH chips */
-
-int misc_init_r (void)
-{
-       /* adjust flash start */
-       gd->bd->bi_flashstart = flash_info[0].start[0];
-       return (0);
-}
-
-#ifdef CONFIG_PCI
-static struct pci_controller hose;
-
-extern void pci_mpc5xxx_init (struct pci_controller *);
-
-void pci_init_board (void)
-{
-       pci_mpc5xxx_init (&hose);
-}
-#endif
-
-#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
-int ft_board_setup(void *blob, bd_t *bd)
-{
-       ft_cpu_setup (blob, bd);
-       fdt_fixup_memory (blob, (u64) bd->bi_memstart, (u64) bd->bi_memsize);
-
-       return 0;
-}
-#endif /* defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP) */
-
-int board_eth_init(bd_t *bis)
-{
-       cpu_eth_init(bis); /* Built in FEC comes first */
-       return pci_eth_init(bis);
-}
-
-#ifdef CONFIG_VIDEO
-extern GraphicDevice mb862xx;
-
-static const gdc_regs init_regs[] = {
-       {0x0100, 0x00000900},
-       {0x0020, 0x80190257},
-       {0x0024, 0x00000000},
-       {0x0028, 0x00000000},
-       {0x002c, 0x00000000},
-       {0x0110, 0x00000000},
-       {0x0114, 0x00000000},
-       {0x0118, 0x02570320},
-       {0x0004, 0x041f0000},
-       {0x0008, 0x031f031f},
-       {0x000c, 0x067f0347},
-       {0x0010, 0x02780000},
-       {0x0014, 0x0257025c},
-       {0x0018, 0x00000000},
-       {0x001c, 0x02570320},
-       {0x0100, 0x80010900},
-       {0x0, 0x0}
-};
-
-const gdc_regs *board_get_regs (void)
-{
-       return init_regs;
-}
-
-/* Returns Lime base address */
-unsigned int board_video_init (void)
-{
-       if (mb862xx_probe (CONFIG_SYS_LIME_BASE) != MB862XX_TYPE_LIME)
-               return 0;
-
-       mb862xx.winSizeX = 800;
-       mb862xx.winSizeY = 600;
-       mb862xx.gdfIndex = GDF_15BIT_555RGB;
-       mb862xx.gdfBytesPP = 2;
-
-       return CONFIG_SYS_LIME_BASE;
-}
-
-#if defined(CONFIG_CONSOLE_EXTRA_INFO)
-/*
- * Return text to be printed besides the logo.
- */
-void video_get_info_str (int line_number, char *info)
-{
-       if (line_number == 1)
-               strcpy (info, " Board: IPEK01");
-       else
-               info[0] = '\0';
-}
-#endif
-#endif /* CONFIG_VIDEO */
diff --git a/configs/ipek01_defconfig b/configs/ipek01_defconfig
deleted file mode 100644
index c8ddbc5..0000000
--- a/configs/ipek01_defconfig
+++ /dev/null
@@ -1,4 +0,0 @@
-CONFIG_PPC=y
-CONFIG_MPC5xxx=y
-CONFIG_TARGET_IPEK01=y
-# CONFIG_CMD_SETEXPR is not set
diff --git a/include/configs/ipek01.h b/include/configs/ipek01.h
deleted file mode 100644
index 230f2c4..0000000
--- a/include/configs/ipek01.h
+++ /dev/null
@@ -1,374 +0,0 @@
-/*
- * (C) Copyright 2006
- * MicroSys GmbH
- *
- * (C) Copyright 2009
- * Wolfgang Grandegger, DENX Software Engineering, w...@denx.de.
- *
- * SPDX-License-Identifier:    GPL-2.0+
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-/*
- * High Level Configuration Options
- */
-
-#define CONFIG_MPC5200
-#define CONFIG_MPX5200         1       /* MPX5200 board */
-#define CONFIG_MPC5200_DDR     1       /* use DDR RAM */
-#define CONFIG_IPEK01                  /* Motherboard is ipek01 */
-
-#define        CONFIG_SYS_TEXT_BASE    0xfc000000
-
-#define CONFIG_SYS_MPC5XXX_CLKIN       33000000 /* ... running at 33MHz */
-
-#define CONFIG_MISC_INIT_R
-
-#define CONFIG_SYS_CACHELINE_SIZE      32 /* For MPC5xxx CPUs */
-#ifdef CONFIG_CMD_KGDB
-#define CONFIG_SYS_CACHELINE_SHIFT     5  /* log base 2 of the above value */
-#endif
-
-/*
- * Serial console configuration
- */
-#define CONFIG_PSC_CONSOLE     1       /* console is on PSC1 */
-#define CONFIG_BAUDRATE                115200  /* ... at 9600 bps */
-#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
-
-#define CONFIG_CMDLINE_EDITING 1       /* add command line history */
-
-/*
- * Video configuration for LIME GDC
- */
-#define CONFIG_VIDEO
-#ifdef CONFIG_VIDEO
-#define CONFIG_VIDEO_MB862xx
-#define CONFIG_VIDEO_MB862xx_ACCEL
-#define VIDEO_FB_16BPP_WORD_SWAP
-#define CONFIG_CFB_CONSOLE
-#define CONFIG_VIDEO_LOGO
-#define CONFIG_VIDEO_BMP_LOGO
-#define CONFIG_CONSOLE_EXTRA_INFO
-#define CONFIG_VGA_AS_SINGLE_DEVICE
-#define CONFIG_SYS_CONSOLE_IS_IN_ENV
-#define CONFIG_VIDEO_SW_CURSOR
-#define CONFIG_SPLASH_SCREEN
-#define CONFIG_VIDEO_BMP_GZIP
-#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20)       /* decompressed img */
-/* Lime clock frequency */
-#define CONFIG_SYS_MB862xx_CCF 0x90000 /* geo 166MHz other 133MHz */
-/* SDRAM parameter */
-#define CONFIG_SYS_MB862xx_MMR 0x41c767e3
-#endif
-
-/*
- * PCI Mapping:
- * 0x40000000 - 0x4fffffff - PCI Memory
- * 0x50000000 - 0x50ffffff - PCI IO Space
- */
-#define CONFIG_PCI             1
-#define CONFIG_PCI_PNP         1
-#define CONFIG_PCI_SCAN_SHOW   1
-
-#define CONFIG_PCI_MEM_BUS     0x40000000
-#define CONFIG_PCI_MEM_PHYS    CONFIG_PCI_MEM_BUS
-#define CONFIG_PCI_MEM_SIZE    0x10000000
-
-#define CONFIG_PCI_IO_BUS      0x50000000
-#define CONFIG_PCI_IO_PHYS     CONFIG_PCI_IO_BUS
-#define CONFIG_PCI_IO_SIZE     0x01000000
-
-#define CONFIG_MII             1
-#define CONFIG_EEPRO100                1
-#define CONFIG_SYS_RX_ETH_BUFFER       8  /* use 8 rx buffer on eepro100  */
-
-/* Partitions */
-#define CONFIG_DOS_PARTITION
-
-/* USB */
-#define CONFIG_USB_OHCI_NEW
-#define CONFIG_SYS_OHCI_BE_CONTROLLER
-#define CONFIG_USB_STORAGE
-
-#define CONFIG_SYS_USB_OHCI_CPU_INIT
-#define CONFIG_SYS_USB_OHCI_REGS_BASE          MPC5XXX_USB
-#define CONFIG_SYS_USB_OHCI_SLOT_NAME          "mpc5200"
-#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS     15
-
-/*
- * Command line configuration.
- */
-#ifdef CONFIG_VIDEO
-#define CONFIG_CMD_BMP         /* BMP support */
-#endif
-#define CONFIG_CMD_DATE                /* support for RTC, date/time...*/
-#define CONFIG_CMD_DHCP                /* DHCP Support */
-#define CONFIG_CMD_FAT         /* FAT support */
-#define CONFIG_CMD_I2C         /* I2C serial bus support */
-#define CONFIG_CMD_IDE         /* IDE harddisk support */
-#define CONFIG_CMD_IRQ         /* irqinfo */
-#define CONFIG_CMD_MII         /* MII support */
-#define CONFIG_CMD_PCI         /* pciinfo */
-#define CONFIG_CMD_USB         /* USB Support */
-
-#define CONFIG_SYS_LOWBOOT     1
-
-/*
- * Autobooting
- */
-#define CONFIG_BOOTDELAY       5       /* autoboot after 5 seconds */
-
-#define CONFIG_PREBOOT "echo;" \
-       "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
-       "echo"
-
-#undef CONFIG_BOOTARGS
-
-#define        CONFIG_EXTRA_ENV_SETTINGS                                       
\
-       "netdev=eth0\0"                                                 \
-       "consoledev=ttyPSC0\0"                                          \
-       "hostname=ipek01\0"                                             \
-       "nfsargs=setenv bootargs root=/dev/nfs rw "                     \
-               "nfsroot=${serverip}:${rootpath}\0"                     \
-       "ramargs=setenv bootargs root=/dev/ram rw\0"                    \
-       "addip=setenv bootargs ${bootargs} "                            \
-               "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
-               ":${hostname}:${netdev}:off panic=1\0"                  \
-       "addtty=setenv bootargs ${bootargs} "                           \
-               "console=${consoledev},${baudrate}\0"                   \
-       "flash_nfs=run nfsargs addip addtty;"                           \
-               "bootm ${kernel_addr} - ${fdtaddr}\0"                   \
-       "flash_self=run ramargs addip addtty;"                          \
-               "bootm ${kernel_addr} ${ramdisk_addr} ${fdtaddr}\0"     \
-       "net_nfs=tftp 200000 ${bootfile}; tftp ${fdtaddr} ${fdtfile};"  \
-               "run nfsargs addip addtty;"                             \
-                "bootm ${loadaddr} - ${fdtaddr}\0"                     \
-       "rootpath=/opt/eldk/ppc_6xx\0"                                  \
-       "bootfile=ipek01/uImage\0"                                      \
-       "load=tftp 100000 ipek01/u-boot.bin\0"                          \
-       "update=protect off FC000000 +60000; era FC000000 +60000; "     \
-               "cp.b 100000 FC000000 ${filesize}\0"                    \
-       "upd=run load;run update\0"                                     \
-       "fdtaddr=800000\0"                                              \
-       "loadaddr=400000\0"                                             \
-       "fdtfile=ipek01/ipek01.dtb\0"                                   \
-       ""
-
-#define CONFIG_BOOTCOMMAND     "run flash_self"
-
-/*
- * IPB Bus clocking configuration.
- */
-#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK        /* for 133MHz */
-/* PCI clock must be 33, because board will not boot */
-#undef CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2    /* for 66MHz */
-
-/*
- * Open firmware flat tree support
- */
-#define CONFIG_OF_LIBFDT       1
-#define CONFIG_OF_BOARD_SETUP  1
-
-#define OF_CPU                 "PowerPC,5200@0"
-#define OF_SOC                 "soc5200@f0000000"
-#define OF_TBCLK               (bd->bi_busfreq / 4)
-
-/*
- * I2C configuration
- */
-#define CONFIG_HARD_I2C                1       /* I2C with hardware support */
-#define CONFIG_SYS_I2C_MODULE  2       /* Select I2C module #1 or #2 */
-
-#define CONFIG_SYS_I2C_SPEED   100000  /* 100 kHz */
-#define CONFIG_SYS_I2C_SLAVE   0x7F
-
-/*
- * EEPROM configuration
- */
-#define CONFIG_SYS_I2C_EEPROM_ADDR             0x53
-#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN         2
-#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS      6
-#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS  10
-
-/*
- * RTC configuration
- */
-#define CONFIG_RTC_PCF8563
-#define CONFIG_SYS_I2C_RTC_ADDR                0x51
-
-#define CONFIG_SYS_FLASH_BASE          0xFC000000
-#define CONFIG_SYS_FLASH_SIZE          0x01000000
-#define CONFIG_ENV_ADDR                        (CONFIG_SYS_FLASH_BASE + \
-                                        CONFIG_SYS_MONITOR_LEN)
-
-#define CONFIG_SYS_MAX_FLASH_BANKS     1    /* max num of memory banks */
-#define CONFIG_SYS_MAX_FLASH_SECT      256  /* max num of sects on one chip */
-#define CONFIG_SYS_FLASH_PROTECTION  /* "Real" (hardware) sectors protection */
-
-/* use CFI flash driver */
-#define CONFIG_FLASH_CFI_DRIVER
-#define CONFIG_SYS_FLASH_CFI
-#define CONFIG_SYS_FLASH_EMPTY_INFO
-#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
-
-/*
- * Environment settings
- */
-#define CONFIG_ENV_IS_IN_FLASH         1
-#define CONFIG_ENV_SIZE                        0x10000
-#define CONFIG_ENV_SECT_SIZE           0x20000
-#define CONFIG_ENV_OVERWRITE           1
-#define CONFIG_ENV_ADDR_REDUND         (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
-#define CONFIG_ENV_SIZE_REDUND         CONFIG_ENV_SIZE
-
-/*
- * Memory map
- */
-#define CONFIG_SYS_MBAR                        0xf0000000
-#define CONFIG_SYS_SDRAM_BASE          0x00000000
-#define CONFIG_SYS_DEFAULT_MBAR                0x80000000
-#define        CONFIG_SYS_SRAM_BASE            0xF1000000
-#define        CONFIG_SYS_SRAM_SIZE            0x00200000
-#define        CONFIG_SYS_LIME_BASE            0xE4000000
-#define        CONFIG_SYS_LIME_SIZE            0x04000000
-#define        CONFIG_SYS_FPGA_BASE            0xC0000000
-#define        CONFIG_SYS_FPGA_SIZE            0x10000000
-#define        CONFIG_SYS_MPEG_BASE            0xe2000000
-#define        CONFIG_SYS_MPEG_SIZE            0x01000000
-#define CONFIG_SYS_CF_BASE             0xe1000000
-#define CONFIG_SYS_CF_SIZE             0x01000000
-
-/* Use SRAM until RAM will be available */
-#define CONFIG_SYS_INIT_RAM_ADDR       MPC5XXX_SRAM
-/* End of used area in DPRAM */
-#define CONFIG_SYS_INIT_RAM_SIZE               MPC5XXX_SRAM_SIZE
-
-#define CONFIG_SYS_GBL_DATA_OFFSET     (CONFIG_SYS_INIT_RAM_SIZE - \
-                                        GENERATED_GBL_DATA_SIZE)
-#define CONFIG_SYS_INIT_SP_OFFSET      CONFIG_SYS_GBL_DATA_OFFSET
-
-#define CONFIG_SYS_MONITOR_BASE                CONFIG_SYS_TEXT_BASE
-#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
-#   define CONFIG_SYS_RAMBOOT          1
-#endif
-
-#define CONFIG_SYS_MONITOR_LEN (384 << 10)  /* Reserve 384 kB for Monitor */
-#define CONFIG_SYS_MALLOC_LEN  (4 << 20)    /* Reserve 128 kB for malloc() */
-#define CONFIG_SYS_BOOTMAPSZ   (8 << 20)    /* Initial Memory map for Linux */
-
-/*
- * Ethernet configuration
- */
-#define CONFIG_MPC5xxx_FEC             1
-#define CONFIG_MPC5xxx_FEC_MII100
-#define CONFIG_PHY_ADDR                        0x00
-
-/*
- * GPIO configuration
- */
-#define CONFIG_SYS_GPS_PORT_CONFIG     0x1d556624
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP                    /* undef to save memory */
-#ifdef CONFIG_CMD_KGDB
-#define CONFIG_SYS_CBSIZE              1024    /* Console I/O Buffer Size */
-#else
-#define CONFIG_SYS_CBSIZE              256     /* Console I/O Buffer Size */
-#endif
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE              (CONFIG_SYS_CBSIZE + \
-                                        sizeof(CONFIG_SYS_PROMPT) + 16)
-/* max number of command args */
-#define CONFIG_SYS_MAXARGS             16
-/* Boot Argument Buffer Size */
-#define CONFIG_SYS_BARGSIZE            CONFIG_SYS_CBSIZE
-
-#define CONFIG_SYS_MEMTEST_START       0x00100000      /* memtest works on */
-#define CONFIG_SYS_MEMTEST_END         0x00f00000      /* 1...15 MB in DRAM */
-
-#define CONFIG_SYS_LOAD_ADDR           0x100000 /* default load address */
-
-#define CONFIG_LOOPW
-
-/*
- * Various low-level settings
- */
-#define CONFIG_SYS_HID0_INIT           HID0_ICE | HID0_ICFI
-#define CONFIG_SYS_HID0_FINAL          HID0_ICE
-
-#define CONFIG_SYS_BOOTCS_START                CONFIG_SYS_FLASH_BASE
-#define CONFIG_SYS_BOOTCS_SIZE         CONFIG_SYS_FLASH_SIZE
-#define CONFIG_SYS_CS0_START           CONFIG_SYS_FLASH_BASE
-#define CONFIG_SYS_CS0_SIZE            CONFIG_SYS_FLASH_SIZE
-#define CONFIG_SYS_CS1_START           CONFIG_SYS_SRAM_BASE
-#define CONFIG_SYS_CS1_SIZE            CONFIG_SYS_SRAM_SIZE
-#define CONFIG_SYS_CS3_START           CONFIG_SYS_LIME_BASE
-#define CONFIG_SYS_CS3_SIZE            CONFIG_SYS_LIME_SIZE
-#define        CONFIG_SYS_CS6_START            CONFIG_SYS_FPGA_BASE
-#define        CONFIG_SYS_CS6_SIZE             CONFIG_SYS_FPGA_SIZE
-#define        CONFIG_SYS_CS5_START            CONFIG_SYS_CF_BASE
-#define        CONFIG_SYS_CS5_SIZE             CONFIG_SYS_CF_SIZE
-#define        CONFIG_SYS_CS7_START            CONFIG_SYS_MPEG_BASE
-#define        CONFIG_SYS_CS7_SIZE             CONFIG_SYS_MPEG_SIZE
-
-#ifdef CONFIG_SYS_PCISPEED_66
-#define CONFIG_SYS_BOOTCS_CFG          0x0006F900
-#define CONFIG_SYS_CS1_CFG             0x0004FB00
-#define CONFIG_SYS_CS2_CFG             0x0006F900
-#else
-#define CONFIG_SYS_BOOTCS_CFG          0x0002F900
-#define CONFIG_SYS_CS1_CFG             0x0001FB00
-#define CONFIG_SYS_CS2_CFG             0x0002F90C
-#endif
-
-/*
- * Ack active, Muxed mode, AS=24 bit address, DS=32 bit data, 0
- * waitstates, writeswap and readswap enabled
- */
-#define CONFIG_SYS_CS3_CFG             0x00FFFB0C
-#define        CONFIG_SYS_CS6_CFG              0x00FFFB0C
-#define        CONFIG_SYS_CS7_CFG              0x4040751C
-
-#define CONFIG_SYS_CS_BURST            0x00000000
-#define CONFIG_SYS_CS_DEADCYCLE                0x33330000
-
-#define CONFIG_SYS_RESET_ADDRESS       0xff000000
-
-/*-----------------------------------------------------------------------
- * USB stuff
- *-----------------------------------------------------------------------
- */
-#define CONFIG_USB_CLOCK               0x0001BBBB
-#define CONFIG_USB_CONFIG              0x00005000
-
-/*-----------------------------------------------------------------------
- * IDE/ATA stuff Supports IDE harddisk
- *-----------------------------------------------------------------------
- */
-#define CONFIG_IDE_PREINIT
-
-#define CONFIG_SYS_IDE_MAXBUS          1 /* max. 1 IDE bus */
-#define CONFIG_SYS_IDE_MAXDEVICE       2 /* max. 2 drives per IDE bus */
-
-#define CONFIG_SYS_ATA_IDE0_OFFSET     0x0000
-
-#define CONFIG_SYS_ATA_BASE_ADDR       MPC5XXX_ATA
-
-/* Offset for data I/O */
-#define CONFIG_SYS_ATA_DATA_OFFSET     (0x0060)
-
-/* Offset for normal register accesses */
-#define CONFIG_SYS_ATA_REG_OFFSET      (CONFIG_SYS_ATA_DATA_OFFSET)
-
-/* Offset for alternate registers */
-#define CONFIG_SYS_ATA_ALT_OFFSET      (0x005C)
-
-/* Interval between registers */
-#define CONFIG_SYS_ATA_STRIDE          4
-
-#endif /* __CONFIG_H */
-- 
1.9.1

_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

Reply via email to