Signed-off-by: Bin Meng <bmeng...@gmail.com>
---
drivers/mtd/spi/sf_params.c | 169 ++++++++++++++++++++++----------------------
1 file changed, 85 insertions(+), 84 deletions(-)
diff --git a/drivers/mtd/spi/sf_params.c b/drivers/mtd/spi/sf_params.c
index 735dd54..b5177ad 100644
--- a/drivers/mtd/spi/sf_params.c
+++ b/drivers/mtd/spi/sf_params.c
@@ -2,6 +2,7 @@
* SPI flash Params table
*
* Copyright (C) 2013 Jagannadha Sutradharudu Teki, Xilinx Inc.
+ * Copyright (C) 2014 Bin Meng <bmeng...@gmail.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
@@ -15,25 +16,25 @@
/* SPI/QSPI flash device params structure */
const struct spi_flash_params spi_flash_params_table[] = {
#ifdef CONFIG_SPI_FLASH_ATMEL /* ATMEL */
- {"AT45DB011D", 0x1f2200, 0x0, 2 * 1024, 64, RD_NORM,
0},
- {"AT45DB021D", 0x1f2300, 0x0, 2 * 1024, 128, RD_NORM,
0},
- {"AT45DB041D", 0x1f2400, 0x0, 2 * 1024, 256, RD_NORM,
0},
- {"AT45DB081D", 0x1f2500, 0x0, 2 * 1024, 512, RD_NORM,
0},
- {"AT45DB161D", 0x1f2600, 0x0, 4 * 1024, 512, RD_NORM,
0},
- {"AT45DB321D", 0x1f2700, 0x0, 4 * 1024, 1024, RD_NORM,
0},
- {"AT45DB641D", 0x1f2800, 0x0, 2 * 1024, 4096, RD_NORM,
0},
- {"AT25DF321", 0x1f4700, 0x0, 4 * 1024, 1024, RD_NORM,
SECT_4K},
- {"AT25DF321A", 0x1f4701, 0x0, 4 * 1024, 1024, RD_NORM,
SECT_4K},
+ {"AT45DB011D", 0x1f2200, 0x0, 2 * 1024, 64, RD_NORM,
0},
+ {"AT45DB021D", 0x1f2300, 0x0, 2 * 1024, 128, RD_NORM,
0},
+ {"AT45DB041D", 0x1f2400, 0x0, 2 * 1024, 256, RD_NORM,
0},
+ {"AT45DB081D", 0x1f2500, 0x0, 2 * 1024, 512, RD_NORM,
0},
+ {"AT45DB161D", 0x1f2600, 0x0, 4 * 1024, 512, RD_NORM,
0},
+ {"AT45DB321D", 0x1f2700, 0x0, 4 * 1024, 1024, RD_NORM,
0},
+ {"AT45DB641D", 0x1f2800, 0x0, 2 * 1024, 4096, RD_NORM,
0},
+ {"AT25DF321", 0x1f4700, 0x0, 4 * 1024, 1024, RD_NORM,
SECT_4K},
+ {"AT25DF321A", 0x1f4701, 0x0, 4 * 1024, 1024, RD_NORM,
SECT_4K},
#endif
#ifdef CONFIG_SPI_FLASH_EON /* EON */
- {"EN25Q32B", 0x1c3016, 0x0, 4 * 1024, 1024, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
- {"EN25Q64", 0x1c3017, 0x0, 4 * 1024, 2048, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
- {"EN25Q128B", 0x1c3018, 0x0, 4 * 1024, 4096, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
- {"EN25S64", 0x1c3817, 0x0, 4 * 1024, 2048, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
+ {"EN25Q32B", 0x1c3016, 0x0, 4 * 1024, 1024, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
+ {"EN25Q64", 0x1c3017, 0x0, 4 * 1024, 2048, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
+ {"EN25Q128B", 0x1c3018, 0x0, 4 * 1024, 4096, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
+ {"EN25S64", 0x1c3817, 0x0, 4 * 1024, 2048, RD_EXTN |
QUAD_IO_FAST, SECT_4K},
#endif
#ifdef CONFIG_SPI_FLASH_GIGADEVICE /* GIGADEVICE */
- {"GD25Q64B", 0xc84017, 0x0, 4 * 1024, 2048, RD_FULL,
SECT_4K},
- {"GD25LQ32", 0xc86016, 0x0, 4 * 1024, 1024, RD_FULL,
SECT_4K},
+ {"GD25Q64B", 0xc84017, 0x0, 4 * 1024, 2048, RD_FULL,
SECT_4K},
+ {"GD25LQ32", 0xc86016, 0x0, 4 * 1024, 1024, RD_FULL,
SECT_4K},
#endif
#ifdef CONFIG_SPI_FLASH_MACRONIX /* MACRONIX */
{"MX25L2006E", 0xc22012, 0x0, 4 * 1024, 64, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
@@ -48,81 +49,81 @@ const struct spi_flash_params spi_flash_params_table[] = {
{"MX25L12855E", 0xc22618, 0x0, 4 * 1024, 4096, RD_NORM |
DUAL_IO_FAST | QUAD_IO_FAST, WR_QPP | SECT_4K},
#endif
#ifdef CONFIG_SPI_FLASH_SPANSION /* SPANSION */
- {"S25FL008A", 0x010213, 0x0, 64 * 1024, 16, RD_NORM,
0},
- {"S25FL016A", 0x010214, 0x0, 64 * 1024, 32, RD_NORM,
0},
- {"S25FL032A", 0x010215, 0x0, 64 * 1024, 64, RD_NORM,
0},
- {"S25FL064A", 0x010216, 0x0, 64 * 1024, 128, RD_NORM,
0},
- {"S25FL128P_256K", 0x012018, 0x0300, 256 * 1024, 64, RD_NORM,
0},
- {"S25FL128P_64K", 0x012018, 0x0301, 64 * 1024, 256, RD_NORM,
0},
- {"S25FL032P", 0x010215, 0x4d00, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
- {"S25FL064P", 0x010216, 0x4d00, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
- {"S25FL128S_256K", 0x012018, 0x4d00, 256 * 1024, 64, RD_FULL,
WR_QPP},
- {"S25FL128S_64K", 0x012018, 0x4d01, 4 * 1024, 4096, RD_FULL,
WR_QPP | SECT_4K},
- {"S25FL256S_256K", 0x010219, 0x4d00, 256 * 1024, 128, RD_FULL,
WR_QPP},
- {"S25FL256S_64K", 0x010219, 0x4d01, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
- {"S25FL512S_256K", 0x010220, 0x4d00, 256 * 1024, 256, RD_FULL,
WR_QPP},
- {"S25FL512S_64K", 0x010220, 0x4d01, 64 * 1024, 1024, RD_FULL,
WR_QPP},
- {"S25FL512S_512K", 0x010220, 0x4f00, 256 * 1024, 256, RD_FULL,
WR_QPP},
+ {"S25FL008A", 0x010213, 0x0, 64 * 1024, 16, RD_NORM,
0},
+ {"S25FL016A", 0x010214, 0x0, 64 * 1024, 32, RD_NORM,
0},
+ {"S25FL032A", 0x010215, 0x0, 64 * 1024, 64, RD_NORM,
0},
+ {"S25FL064A", 0x010216, 0x0, 64 * 1024, 128, RD_NORM,
0},
+ {"S25FL128P_256K", 0x012018, 0x0300, 256 * 1024, 64, RD_NORM,
0},
+ {"S25FL128P_64K", 0x012018, 0x0301, 64 * 1024, 256, RD_NORM,
0},
+ {"S25FL032P", 0x010215, 0x4d00, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
+ {"S25FL064P", 0x010216, 0x4d00, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
+ {"S25FL128S_256K", 0x012018, 0x4d00, 256 * 1024, 64, RD_FULL,
WR_QPP},
+ {"S25FL128S_64K", 0x012018, 0x4d01, 4 * 1024, 4096, RD_FULL,
WR_QPP | SECT_4K},
+ {"S25FL256S_256K", 0x010219, 0x4d00, 256 * 1024, 128, RD_FULL,
WR_QPP},
+ {"S25FL256S_64K", 0x010219, 0x4d01, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
+ {"S25FL512S_256K", 0x010220, 0x4d00, 256 * 1024, 256, RD_FULL,
WR_QPP},
+ {"S25FL512S_64K", 0x010220, 0x4d01, 64 * 1024, 1024, RD_FULL,
WR_QPP},
+ {"S25FL512S_512K", 0x010220, 0x4f00, 256 * 1024, 256, RD_FULL,
WR_QPP},
#endif
#ifdef CONFIG_SPI_FLASH_STMICRO /* STMICRO */
- {"M25P10", 0x202011, 0x0, 32 * 1024, 4, RD_NORM,
0},
- {"M25P20", 0x202012, 0x0, 64 * 1024, 4, RD_NORM,
0},
- {"M25P40", 0x202013, 0x0, 64 * 1024, 8, RD_NORM,
0},
- {"M25P80", 0x202014, 0x0, 64 * 1024, 16, RD_NORM,
0},
- {"M25P16", 0x202015, 0x0, 64 * 1024, 32, RD_NORM,
0},
- {"M25PE16", 0x208015, 0x1000, 4 * 1024, 512, RD_NORM,
SECT_4K},
- {"M25PX16", 0x207115, 0x1000, 4 * 1024, 512, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"M25P32", 0x202016, 0x0, 64 * 1024, 64, RD_NORM,
0},
- {"M25P64", 0x202017, 0x0, 64 * 1024, 128, RD_NORM,
0},
- {"M25P128", 0x202018, 0x0, 256 * 1024, 64, RD_NORM,
0},
- {"M25PX64", 0x207117, 0x0, 4 * 1024, 2048, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"N25Q32", 0x20ba16, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
- {"N25Q32A", 0x20bb16, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
- {"N25Q64", 0x20ba17, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
- {"N25Q64A", 0x20bb17, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
- {"N25Q128", 0x20ba18, 0x0, 64 * 1024, 256, RD_FULL,
WR_QPP},
- {"N25Q128A", 0x20bb18, 0x0, 64 * 1024, 256, RD_FULL,
WR_QPP},
- {"N25Q256", 0x20ba19, 0x0, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
- {"N25Q256A", 0x20bb19, 0x0, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
- {"N25Q512", 0x20ba20, 0x0, 4 * 1024, 16384, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
- {"N25Q512A", 0x20bb20, 0x0, 4 * 1024, 16384, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
- {"N25Q1024", 0x20ba21, 0x0, 4 * 1024, 32768, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
- {"N25Q1024A", 0x20bb21, 0x0, 4 * 1024, 32768, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
+ {"M25P10", 0x202011, 0x0, 32 * 1024, 4, RD_NORM,
0},
+ {"M25P20", 0x202012, 0x0, 64 * 1024, 4, RD_NORM,
0},
+ {"M25P40", 0x202013, 0x0, 64 * 1024, 8, RD_NORM,
0},
+ {"M25P80", 0x202014, 0x0, 64 * 1024, 16, RD_NORM,
0},
+ {"M25P16", 0x202015, 0x0, 64 * 1024, 32, RD_NORM,
0},
+ {"M25PE16", 0x208015, 0x1000, 4 * 1024, 512, RD_NORM,
SECT_4K},
+ {"M25PX16", 0x207115, 0x1000, 4 * 1024, 512, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"M25P32", 0x202016, 0x0, 64 * 1024, 64, RD_NORM,
0},
+ {"M25P64", 0x202017, 0x0, 64 * 1024, 128, RD_NORM,
0},
+ {"M25P128", 0x202018, 0x0, 256 * 1024, 64, RD_NORM,
0},
+ {"M25PX64", 0x207117, 0x0, 4 * 1024, 2048, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"N25Q32", 0x20ba16, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
+ {"N25Q32A", 0x20bb16, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
+ {"N25Q64", 0x20ba17, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
+ {"N25Q64A", 0x20bb17, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
+ {"N25Q128", 0x20ba18, 0x0, 64 * 1024, 256, RD_FULL,
WR_QPP},
+ {"N25Q128A", 0x20bb18, 0x0, 64 * 1024, 256, RD_FULL,
WR_QPP},
+ {"N25Q256", 0x20ba19, 0x0, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
+ {"N25Q256A", 0x20bb19, 0x0, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
+ {"N25Q512", 0x20ba20, 0x0, 4 * 1024, 16384, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
+ {"N25Q512A", 0x20bb20, 0x0, 4 * 1024, 16384, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
+ {"N25Q1024", 0x20ba21, 0x0, 4 * 1024, 32768, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
+ {"N25Q1024A", 0x20bb21, 0x0, 4 * 1024, 32768, RD_FULL,
WR_QPP | E_FSR | SECT_4K},
#endif
#ifdef CONFIG_SPI_FLASH_SST /* SST */
- {"SST25VF040B", 0xbf258d, 0x0, 4 * 1024, 128, RD_NORM,
SECT_4K | SST_WR},
- {"SST25VF080B", 0xbf258e, 0x0, 4 * 1024, 256, RD_NORM,
SECT_4K | SST_WR},
- {"SST25VF016B", 0xbf2541, 0x0, 4 * 1024, 512, RD_NORM,
SECT_4K | SST_WR},
- {"SST25VF032B", 0xbf254a, 0x0, 4 * 1024, 1024, RD_NORM,
SECT_4K | SST_WR},
- {"SST25VF064C", 0xbf254b, 0x0, 4 * 1024, 2048, RD_EXTN,
SECT_4K},
- {"SST25WF512", 0xbf2501, 0x0, 4 * 1024, 16, RD_NORM,
SECT_4K | SST_WR},
- {"SST25WF010", 0xbf2502, 0x0, 4 * 1024, 32, RD_NORM,
SECT_4K | SST_WR},
- {"SST25WF020", 0xbf2503, 0x0, 4 * 1024, 64, RD_NORM,
SECT_4K | SST_WR},
- {"SST25WF040", 0xbf2504, 0x0, 4 * 1024, 128, RD_NORM,
SECT_4K | SST_WR},
- {"SST25WF080", 0xbf2505, 0x0, 4 * 1024, 256, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25VF040B", 0xbf258d, 0x0, 4 * 1024, 128, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25VF080B", 0xbf258e, 0x0, 4 * 1024, 256, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25VF016B", 0xbf2541, 0x0, 4 * 1024, 512, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25VF032B", 0xbf254a, 0x0, 4 * 1024, 1024, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25VF064C", 0xbf254b, 0x0, 4 * 1024, 2048, RD_EXTN,
SECT_4K},
+ {"SST25WF512", 0xbf2501, 0x0, 4 * 1024, 16, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25WF010", 0xbf2502, 0x0, 4 * 1024, 32, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25WF020", 0xbf2503, 0x0, 4 * 1024, 64, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25WF040", 0xbf2504, 0x0, 4 * 1024, 128, RD_NORM,
SECT_4K | SST_WR},
+ {"SST25WF080", 0xbf2505, 0x0, 4 * 1024, 256, RD_NORM,
SECT_4K | SST_WR},
#endif
#ifdef CONFIG_SPI_FLASH_WINBOND /* WINBOND */
- {"W25P80", 0xef2014, 0x0, 64 * 1024, 16, RD_NORM,
0},
- {"W25P16", 0xef2015, 0x0, 64 * 1024, 32, RD_NORM,
0},
- {"W25P32", 0xef2016, 0x0, 64 * 1024, 64, RD_NORM,
0},
- {"W25X10", 0xef3011, 0x0, 4 * 1024, 32, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"W25X20", 0xef3012, 0x0, 4 * 1024, 64, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"W25X40", 0xef3013, 0x0, 4 * 1024, 128, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"W25X80", 0xef3014, 0x0, 4 * 1024, 256, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"W25X16", 0xef3015, 0x0, 4 * 1024, 512, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"W25X32", 0xef3016, 0x0, 4 * 1024, 1024, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"W25X64", 0xef3017, 0x0, 4 * 1024, 2048, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
- {"W25Q80BL", 0xef4014, 0x0, 4 * 1024, 256, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q16CL", 0xef4015, 0x0, 4 * 1024, 512, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q32BV", 0xef4016, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q64CV", 0xef4017, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q128BV", 0xef4018, 0x0, 4 * 1024, 4096, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q256", 0xef4019, 0x0, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q80BW", 0xef5014, 0x0, 4 * 1024, 256, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q16DW", 0xef6015, 0x0, 4 * 1024, 512, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q32DW", 0xef6016, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q64DW", 0xef6017, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
- {"W25Q128FW", 0xef6018, 0x0, 4 * 1024, 4096, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25P80", 0xef2014, 0x0, 64 * 1024, 16, RD_NORM,
0},
+ {"W25P16", 0xef2015, 0x0, 64 * 1024, 32, RD_NORM,
0},
+ {"W25P32", 0xef2016, 0x0, 64 * 1024, 64, RD_NORM,
0},
+ {"W25X10", 0xef3011, 0x0, 4 * 1024, 32, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"W25X20", 0xef3012, 0x0, 4 * 1024, 64, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"W25X40", 0xef3013, 0x0, 4 * 1024, 128, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"W25X80", 0xef3014, 0x0, 4 * 1024, 256, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"W25X16", 0xef3015, 0x0, 4 * 1024, 512, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"W25X32", 0xef3016, 0x0, 4 * 1024, 1024, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"W25X64", 0xef3017, 0x0, 4 * 1024, 2048, RD_NORM |
DUAL_OUTPUT_FAST, SECT_4K},
+ {"W25Q80BL", 0xef4014, 0x0, 4 * 1024, 256, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q16CL", 0xef4015, 0x0, 4 * 1024, 512, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q32BV", 0xef4016, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q64CV", 0xef4017, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q128BV", 0xef4018, 0x0, 4 * 1024, 4096, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q256", 0xef4019, 0x0, 4 * 1024, 8192, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q80BW", 0xef5014, 0x0, 4 * 1024, 256, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q16DW", 0xef6015, 0x0, 4 * 1024, 512, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q32DW", 0xef6016, 0x0, 4 * 1024, 1024, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q64DW", 0xef6017, 0x0, 4 * 1024, 2048, RD_FULL,
WR_QPP | SECT_4K},
+ {"W25Q128FW", 0xef6018, 0x0, 4 * 1024, 4096, RD_FULL,
WR_QPP | SECT_4K},
#endif
{}, /* Empty entry to terminate the list */
/*
--
1.8.2.1
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
