Module Name:    src
Committed By:   skrll
Date:           Tue Nov 12 07:21:42 UTC 2024

Modified Files:
        src/sys/arch/riscv/starfive: jh7110_pciephy.c

Log Message:
Remove #if 0 / #endif blocks


To generate a diff of this commit:
cvs rdiff -u -r1.1 -r1.2 src/sys/arch/riscv/starfive/jh7110_pciephy.c

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/sys/arch/riscv/starfive/jh7110_pciephy.c
diff -u src/sys/arch/riscv/starfive/jh7110_pciephy.c:1.1 src/sys/arch/riscv/starfive/jh7110_pciephy.c:1.2
--- src/sys/arch/riscv/starfive/jh7110_pciephy.c:1.1	Mon Nov 11 20:01:38 2024
+++ src/sys/arch/riscv/starfive/jh7110_pciephy.c	Tue Nov 12 07:21:42 2024
@@ -1,4 +1,4 @@
-/* $NetBSD: jh7110_pciephy.c,v 1.1 2024/11/11 20:01:38 skrll Exp $ */
+/* $NetBSD: jh7110_pciephy.c,v 1.2 2024/11/12 07:21:42 skrll Exp $ */
 
 /*-
  * Copyright (c) 2024 The NetBSD Foundation, Inc.
@@ -30,7 +30,7 @@
  */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: jh7110_pciephy.c,v 1.1 2024/11/11 20:01:38 skrll Exp $");
+__KERNEL_RCSID(0, "$NetBSD: jh7110_pciephy.c,v 1.2 2024/11/12 07:21:42 skrll Exp $");
 
 #include <sys/param.h>
 
@@ -43,14 +43,6 @@ struct jh7110_pciephy_softc {
 	bus_space_tag_t		sc_bst;
 	bus_space_handle_t	sc_bsh;
 	int			sc_phandle;
-#if 0
-	struct syscon *		sc_sys_syscon;
-	bus_size_t		sc_phy_connect;
-
-	struct syscon *		sc_stg_syscon;
-	bus_size_t		sc_stg_pcie_mode;
-	bus_size_t		sc_stg_pcie_usb;
-#endif
 };
 
 /* Register definitions */
@@ -62,17 +54,6 @@ struct jh7110_pciephy_softc {
 #define PCIE_KVCO_TUNE_SIGNAL		0x80
 #define	 PCIE_KVO_FINE_TUNE_SIGNALS	0x0c
 
-#if 0
-
-#define USB_PDRSTN_SPLIT		__BIT(17)
-
-#define PCIE_PHY_MODE			__BIT(20)
-#define PCIE_PHY_MODE_MASK		__BITS(21, 20)
-#define PCIE_USB3_BUS_WIDTH_MASK	__BITS(3, 2)
-#define PCIE_USB3_PHY_ENABLE		__BIT(4)
-#define PCIE_USB3_BUS_WIDTH		__BIT(3)
-#endif
-
 #define RD4(sc, reg)							      \
 	bus_space_read_4((sc)->sc_bst, (sc)->sc_bsh, (reg))
 #define WR4(sc, reg, val)						      \

Reply via email to