rt 744, U.S. Export
Administration Regulations
and (ii) such a company is not a party to the transaction. If our
understanding is
incorrect, please notify us immediately because a specific authorization
may be required
from the U.S. Commerce Department before the transaction may proc
Dear Sir or Madam,
We are using the X310 with CBX-120 daughter cards. How can we get and set the
digital RX gain (ads62p48 gain) from C++ application?
Best regards / Mit freundlichen Grüßen
--
Askar, Ramez, M.Sc.
Research Associate / Project Manager / Delegate
Wireless Communications and Netwo
Dear Sir or Madam,
I am creating a new IP core in Vivado HLS tool. How do I integrate the tool
with RFNoC 4.0 signal path (static routing)? Do I need to export the
HLS-created IP as Vivadio IP before integration? The IP planned to have IQ
samples in and out and some registers to be programmed
ect: Re: [USRP-users] RFNoC 4 rfnocmodtool
On Thu, Feb 4, 2021 at 1:15 PM Askar, Ramez via USRP-users
mailto:usrp-users@lists.ettus.com>> wrote:
Dear Sir or Madam,
I would like to use one of the available FPGA blocks from Ettus – such as FIR
filter -- to customize my FPGA image, and add the co
Dear Sir or Madam,
I would like to use one of the available FPGA blocks from Ettus – such as FIR
filter -- to customize my FPGA image, and add the corresponding control driver
for C++ application and Gnuradio. However, after creating newmod with
rfnocmodtool, I have tried to add fir filter bloc
