This patch series enables ti_qspi to adopt driver model. This has
been tested on dra72, dra74 and am437x-sk evms (logs [1]).
Also pushed a branch for testing [2]
[1]: http://pastebin.ubuntu.com/13099856/
[2]: git://git.ti.com/~mugunthanvnm/ti-u-boot/mugunth-ti-u-boot.git qspi-v2
Changes from Init
Changing the ti_qspi_priv structure and its instance names from
to priv for driver mode conversion.
Signed-off-by: Mugunthan V N
---
drivers/spi/ti_qspi.c | 118 +-
1 file changed, 59 insertions(+), 59 deletions(-)
diff --git a/drivers/spi/ti_qspi
To enable memory map in dra7xx, specific chip select must be
written to control module register. But this hard coded to chip
select 1, fixing it by writing the specific chip select value to
control module register.
Signed-off-by: Mugunthan V N
---
drivers/spi/ti_qspi.c | 4 ++--
1 file changed,
Prepare driver for DM conversion.
Signed-off-by: Mugunthan V N
---
drivers/spi/ti_qspi.c | 287 --
1 file changed, 161 insertions(+), 126 deletions(-)
diff --git a/drivers/spi/ti_qspi.c b/drivers/spi/ti_qspi.c
index 44c5762..003df80 100644
--- a/d
Add new api to get device address based on index.
Signed-off-by: Mugunthan V N
---
drivers/core/device.c | 16
include/dm/device.h | 10 ++
2 files changed, 22 insertions(+), 4 deletions(-)
diff --git a/drivers/core/device.c b/drivers/core/device.c
index 758f390..3cdc
add spi alias for qspi so that spi probes the device and driver
successfully.
Signed-off-by: Mugunthan V N
Reviewed-by: Simon Glass
---
arch/arm/dts/dra7.dtsi | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/dts/dra7.dtsi b/arch/arm/dts/dra7.dtsi
index 8f1e25b..3060e9a 100644
--- a/
adopt ti_qspi driver to device driver model
Signed-off-by: Mugunthan V N
---
drivers/spi/ti_qspi.c | 172 ++
1 file changed, 172 insertions(+)
diff --git a/drivers/spi/ti_qspi.c b/drivers/spi/ti_qspi.c
index 003df80..fa86f4f 100644
--- a/drivers/s
spi bus can support dual and quad wire data transfers for tx and
rx. So defining dual and quad modes for both tx and rx. Also add
support to parse bus width used for spi tx and rx transfers.
Signed-off-by: Mugunthan V N
Reviewed-by: Simon Glass
---
drivers/spi/spi-uclass.c | 33
Since spl doesn't support DM currently, do not define DM_SPI and
DM_SPI_FLASH for spl build.
Signed-off-by: Mugunthan V N
---
include/configs/dra7xx_evm.h | 5 +
1 file changed, 5 insertions(+)
diff --git a/include/configs/dra7xx_evm.h b/include/configs/dra7xx_evm.h
index 6e32de8..525dce7 1
Add compatible for spansion 32MiB spi flash s25fl256s1.
Signed-off-by: Mugunthan V N
---
drivers/mtd/spi/sf_probe.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/mtd/spi/sf_probe.c b/drivers/mtd/spi/sf_probe.c
index c000c53..9cfa9b6 100644
--- a/drivers/mtd/spi/sf_probe.c
+++ b/dri
Add compatible for Macronix 64MiB spi flash mx66l51235l.
Signed-off-by: Mugunthan V N
---
drivers/mtd/spi/sf_probe.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/mtd/spi/sf_probe.c b/drivers/mtd/spi/sf_probe.c
index 9cfa9b6..b16a392 100644
--- a/drivers/mtd/spi/sf_probe.c
+++ b/dr
Add qspi memory map and control module register maps to device tree.
Signed-off-by: Mugunthan V N
Reviewed-by: Simon Glass
---
arch/arm/dts/dra7.dtsi | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm/dts/dra7.dtsi b/arch/arm/dts/dra7.dtsi
index 3060e9a..7045c0f 10
enable mmc driver model for dra72_evm as ti_qspi supports
driver model
Signed-off-by: Mugunthan V N
Reviewed-by: Simon Glass
---
configs/dra72_evm_defconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/configs/dra72_evm_defconfig b/configs/dra72_evm_defconfig
index cce3255..d88b2b7 100
enable mmc driver model for dra74_evm as ti_qspi supports
driver model
Signed-off-by: Mugunthan V N
Reviewed-by: Simon Glass
---
configs/dra74_evm_defconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/configs/dra74_evm_defconfig b/configs/dra74_evm_defconfig
index a57cd7f..b7c541b 100
Since spl doesn't support DM currently, do not define DM_SPI and
DM_SPI_FLASH for spl build.
Signed-off-by: Mugunthan V N
---
include/configs/am43xx_evm.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/include/configs/am43xx_evm.h b/include/configs/am43xx_evm.h
index d93e3e7..1258492 1006
enable mmc driver model for am437x_sk_evm as ti_qspi supports
driver model
Signed-off-by: Mugunthan V N
Reviewed-by: Simon Glass
---
configs/am437x_sk_evm_defconfig | 3 +++
1 file changed, 3 insertions(+)
diff --git a/configs/am437x_sk_evm_defconfig b/configs/am437x_sk_evm_defconfig
index 024
Add qspi memory map address to device tree.
Signed-off-by: Mugunthan V N
Reviewed-by: Simon Glass
---
arch/arm/dts/am4372.dtsi | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/arch/arm/dts/am4372.dtsi b/arch/arm/dts/am4372.dtsi
index ade28c7..1b30d53 100644
--- a/arch/arm/
On Tuesday 03 November 2015 05:52 PM, Steve Kipisz wrote:
> Early clock initialization is currently done in two stages for OMAP4/5
> SoCs. The first stage is the initialization of console clocks and
> then we initialize basic clocks for functionality necessary for SoC
> initialization and basic b
On Wed, Nov 4, 2015 at 8:43 AM, Joe Hershberger
wrote:
> Hi Chris,
>
> On Tue, Nov 3, 2015 at 4:15 AM, Chris Packham wrote:
>> On Tue, Nov 3, 2015 at 9:43 AM, Joe Hershberger
>> wrote:
>>> Hi Chris,
>>>
>>> On Mon, Oct 12, 2015 at 2:43 AM, Chris Packham
>>> wrote:
Add support for UDP/TFTP
Reviewed-by: Alison Wang
Best Regards,
Alison Wang
> -Original Message-
> From: Yuan Yao [mailto:yao.y...@freescale.com]
> Sent: Wednesday, October 21, 2015 6:15 PM
> To: Sun York-R58495; Wang Huan-B18965
> Cc: u-boot@lists.denx.de
> Subject: [PATCH 1/5] arm: ls1021a: merge SoC specific
fix CamelCase.
CHECK: Avoid CamelCase:
#170: FILE: drivers/net/altera_tse.h:170:
+ u32 aMACID_1; /*The MAC addresses */
Signed-off-by: Thomas Chou
---
drivers/net/altera_tse.h | 81
1 file changed, 41 insertions(+), 40 deletions(-)
diff
Use data type u32/u16/u8 for regs and desc, as it is more
portable.
Signed-off-by: Thomas Chou
---
drivers/net/altera_tse.c | 16 ++--
drivers/net/altera_tse.h | 186 +++
2 files changed, 101 insertions(+), 101 deletions(-)
diff --git a/drivers/net/a
Fix packed and aligned attribute warnings.
WARNING: __packed is preferred over __attribute__((packed))
#14: FILE: drivers/net/altera_tse.h:14:
+#define __packed_1___attribute__ ((packed, aligned(1)))
WARNING: __aligned(size) is preferred over
__attribute__((aligned(size)))
#14: FILE: drivers/
Replace numerical bit shift with BIT macro
in altera_tse
:%s/(1 << nr)/BIT(nr)/g
where nr = 0, 1, 2 31
Signed-off-by: Thomas Chou
---
drivers/net/altera_tse.h | 30 +++---
1 file changed, 15 insertions(+), 15 deletions(-)
diff --git a/drivers/net/altera_tse.h b/dri
Remove the useless parenthesis.
Signed-off-by: Thomas Chou
---
drivers/net/altera_tse.h | 100 +++
1 file changed, 50 insertions(+), 50 deletions(-)
diff --git a/drivers/net/altera_tse.h b/drivers/net/altera_tse.h
index 1652e40..f751f6a 100644
--- a/d
Remove unused macro.
Signed-off-by: Thomas Chou
---
drivers/net/altera_tse.h | 44
1 file changed, 44 deletions(-)
diff --git a/drivers/net/altera_tse.h b/drivers/net/altera_tse.h
index f751f6a..14c064b 100644
--- a/drivers/net/altera_tse.h
+++ b/dri
Hello Minkyu,
On 11/04/2015 03:05 AM, Minkyu Kang wrote:
Dear Przemyslaw Marczak,
2015년 11월 4일 수요일, Tom Rini Dear Tom,
>
> The following changes since commit
0e067a65f57189703668826d9841fea477026bf6:
>
> x86: Select the ns16550 debug UART for minnowmax,
chromebook_
On 28/10/2015 10:23, Nikita Kiryanov wrote:
> Use spl alternate boot device feature to define fallback to
> the main boot device as it is defined by hardware.
>
> Signed-off-by: Nikita Kiryanov
> Cc: Igor Grinberg
> Cc: Stefano Babic
> Cc: Tom Rini
> ---
> Changes in V2:
> - No changes.
This should be squashed to commit:
sandbox: add ADC driver
This commit adds implementation of Sandbox ADC device emulation.
The device provides:
- single and multi-channel conversion
- 4 channels with predefined conversion output data
- 16-bit resolution
Signed-off-by: Przemyslaw Marczak
Cc: Si
Hi Tom,
On Wed, Nov 4, 2015 at 1:45 AM, Fabio Estevam wrote:
> On Tue, Nov 3, 2015 at 11:47 PM, Tom Rini wrote:
>
>> NAK.
>>
>> So, this blows up badly for a lot of things when I do:
>> ./tools/buildman/buildman -b master --force-build --step 0 -Cdvel
>> 'blackfin|microblaze|m68k|nds32|x86|aarch
On Wed, Nov 4, 2015 at 8:46 AM, Fabio Estevam wrote:
> Hi Tom,
>
> On Wed, Nov 4, 2015 at 1:45 AM, Fabio Estevam wrote:
>> On Tue, Nov 3, 2015 at 11:47 PM, Tom Rini wrote:
>>
>>> NAK.
>>>
>>> So, this blows up badly for a lot of things when I do:
>>> ./tools/buildman/buildman -b master --force-b
Hi Jagan,
On Wed, Nov 4, 2015 at 8:47 AM, Fabio Estevam wrote:
> On Wed, Nov 4, 2015 at 8:46 AM, Fabio Estevam wrote:
>> Hi Tom,
>>
>> On Wed, Nov 4, 2015 at 1:45 AM, Fabio Estevam wrote:
>>> On Tue, Nov 3, 2015 at 11:47 PM, Tom Rini wrote:
>>>
NAK.
So, this blows up badly for a
Fabio,
On 4 November 2015 at 16:38, Fabio Estevam wrote:
> Hi Jagan,
>
> On Wed, Nov 4, 2015 at 8:47 AM, Fabio Estevam wrote:
>> On Wed, Nov 4, 2015 at 8:46 AM, Fabio Estevam wrote:
>>> Hi Tom,
>>>
>>> On Wed, Nov 4, 2015 at 1:45 AM, Fabio Estevam wrote:
On Tue, Nov 3, 2015 at 11:47 PM, T
Hi Jagan,
On Wed, Nov 4, 2015 at 9:17 AM, Jagan Teki wrote:
> Updated u32 to size_t as prototype uses the same. Does this break? it look OK?
Here is the error I see on Blackfin:
Building bf518f-ezbrd board...
/home/fabio/.buildman-toolchains/gcc-4.6.3-nolibc/bfin-uclinux/bin/bfin-uclinux-size:
On 4 November 2015 at 16:51, Fabio Estevam wrote:
> Hi Jagan,
>
> On Wed, Nov 4, 2015 at 9:17 AM, Jagan Teki wrote:
>
>> Updated u32 to size_t as prototype uses the same. Does this break? it look
>> OK?
>
> Here is the error I see on Blackfin:
>
> Building bf518f-ezbrd board...
> /home/fabio/.bu
On Wed, Nov 4, 2015 at 9:30 AM, Jagan Teki wrote:
> Yes true, stm_lock and stm_unlock should use size_t for len - Will
> update the same.
>
> With these all built fine?
After applying this size_t change plus the three attached bitops
patches I sent you for mips, arc. avr32 I do not see any more
Get numbers of fdt address and size cells in altera_tse_probe(),
thereby remove the assumption of one address cell and one size
cell.
Signed-off-by: Thomas Chou
---
drivers/net/altera_tse.c | 14 --
1 file changed, 8 insertions(+), 6 deletions(-)
diff --git a/drivers/net/altera_tse.
The call to pci_run_vga_bios() is not needed as this is handled
in the vesa_fb driver.
Signed-off-by: Bin Meng
---
arch/x86/cpu/qemu/pci.c | 19 +--
1 file changed, 1 insertion(+), 18 deletions(-)
diff --git a/arch/x86/cpu/qemu/pci.c b/arch/x86/cpu/qemu/pci.c
index 2e94456..851
Move chipset-specific codes such as PAM init, PCIe ECAM and MP table
from pci.c to qemu.c, to prepare for DM PCI conversion.
Signed-off-by: Bin Meng
---
arch/x86/cpu/qemu/pci.c| 72
arch/x86/cpu/qemu/qemu.c | 82
Now that we have converted all x86 boards to use driver model pci,
remove these legacy pci codes.
Signed-off-by: Bin Meng
---
arch/x86/cpu/pci.c| 45 ---
arch/x86/include/asm/pci.h| 21
arch/x86/lib/fsp/fsp_common.c |
These are leftover when converted to use driver model pci.
Signed-off-by: Bin Meng
---
include/configs/crownbay.h | 12
1 file changed, 12 deletions(-)
diff --git a/include/configs/crownbay.h b/include/configs/crownbay.h
index 7f91fff..184169d 100644
--- a/include/configs/crownbay
Move to driver model for pci on QEMU.
Signed-off-by: Bin Meng
---
arch/x86/cpu/qemu/Makefile | 1 -
arch/x86/cpu/qemu/pci.c| 49 --
configs/qemu-x86_defconfig | 1 +
include/configs/qemu-x86.h | 12
4 files changed, 1 insertion(+),
Move to driver model for USB on QEMU.
Signed-off-by: Bin Meng
---
configs/qemu-x86_defconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/configs/qemu-x86_defconfig b/configs/qemu-x86_defconfig
index 62ac76e..7d814d8 100644
--- a/configs/qemu-x86_defconfig
+++ b/configs/qemu-x86_defco
CONFIG_SYS_EARLY_PCI_INIT is not needed any more since with driver
model, PCI enumeration is automatically triggered.
Signed-off-by: Bin Meng
---
include/configs/bayleybay.h | 1 -
include/configs/crownbay.h | 1 -
include/configs/galileo.h| 1 -
include/configs/minnowmax.h
This series patch bring up rk3036 uboot, since rk3036 only 4K size
SRAM for SPL, so in SPL image only support timer, uart, sdram driver,
adn back to bootrom when finish ddr initial.
Lin Huang (17):
rockchip: add timer driver
rockchip: move SYS_MALLOC_F_LEN to rk3288 own Kconfig
rockchip: re
some rockchip soc will not include lib/timer.c in SPL stage,
so implement timer driver for some soc can use us delay function in SPL.
Signed-off-by: Lin Huang
---
Changes in v1: None
Changes in v2: add udelay function
arch/arm/include/asm/arch-rockchip/timer.h | 16 ++
arch/arm/mach-roc
since different rockchip soc need different spl file,
so rename board-spl.c.
Signed-off-by: Lin Huang
---
arch/arm/mach-rockchip/Makefile | 2 +-
arch/arm/mach-rockchip/board-spl.c| 270 --
arch/arm/mach-rockchip/rk3288-board-spl.c | 270 +
since different rockchip SOC have different size of SRAM,
So the size SYS_MALLOC_F_LEN may different, so move this
config to rk3288 own Kconfig
Signed-off-by: Lin Huang
---
Changes in v1: None
Changes in v2: None
arch/arm/mach-rockchip/Kconfig| 3 ---
arch/arm/mach-rockchip/rk3288/Kconf
some rockchips soc will not use uclass in SPL stage,
so define config to decide whether to build common.c
Signed-off-by: Lin Huang
---
arch/arm/mach-rockchip/Makefile | 2 +-
include/configs/rk3288_common.h | 3 +++
2 files changed, 4 insertions(+), 1 deletion(-)
diff --git a/arch/arm/mach-rock
Add SPL Kconfig for REGMAP and SYSCON, so REGMAP and SYSCON can
remove from SPL stage.
---
configs/chromebook_jerry_defconfig | 2 ++
configs/firefly-rk3288_defconfig | 2 ++
configs/sandbox_defconfig | 2 ++
drivers/core/Kconfig | 19 +++
drivers/core/M
Signed-off-by: Lin Huang
---
Changes in v1: None
Changes in v2:
- modify code suggest by Simon
drivers/serial/serial_rockchip.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/serial/serial_rockchip.c b/drivers/serial/serial_rockchip.c
index 0e7bbfc..21836bb 100644
--- a/drivers/seri
Add a driver for setting up and modifying the various PLLs, peripheral
clocks and mmc clocks on RK3036
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2:
- move some macro to cru_rk3036.h
arch/arm/include/asm/arch-rockchip/cru_rk3036.h | 168 ++
dr
GRF is the gereral register file. Add header files with register definitions.
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2:
- move some macro to grf_rk3036.h
arch/arm/include/asm/arch-rockchip/grf_rk3036.h | 493
1 file change
Since rk3036 device tree file still in reviewing, bring it from
https://patchwork.kernel.org/patch/7203371/ and add some aliases
we need in uboot
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2: None
arch/arm/dts/rk3036.dtsi | 427 +
We can reset the Soc using some CRU (clock/reset unit) register.
Add support for this.
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2:
- only build reset_rk3036.c in NON-SPL stage
arch/arm/mach-rockchip/rk3036/Makefile | 10 +++
arch/arm/mach-
Add a driver that provides access to system controllers
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2:
- only build syscon_rk3036.c on NON-SPL stage
arch/arm/mach-rockchip/rk3036/Makefile| 2 +-
arch/arm/mach-rockchip/rk3036/syscon_rk3036.c |
Add a driver which support pin multiplexing setup for rk3036
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2: None
drivers/pinctrl/Kconfig | 18 ++
drivers/pinctrl/rockchip/Makefile | 1 +
drivers/pinctrl/rockchip/pinctrl_rk3
rk3036 mmc driver is similar to dw_mmc, but use external dma,
this patch implment fifo mode, need to do dma mode in future.
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2:
- modify code suggest by Simon:
- use get_time() to do timeout
drivers/mmc/Kconfi
add early uart driver so we can print debug message in
SPL stage
Signed-off-by: Lin Huang
---
arch/arm/include/asm/arch-rockchip/uart.h | 39 ++
arch/arm/mach-rockchip/Makefile | 1 +
arch/arm/mach-rockchip/rk_early_print.c | 55 +++
3
add rk3036 sdram driver so we can set up sdram in SPL
Signed-off-by: Lin Huang
---
arch/arm/include/asm/arch-rockchip/sdram_rk3036.h | 337 ++
arch/arm/mach-rockchip/rk3036/Makefile| 2 +
arch/arm/mach-rockchip/rk3036/sdram_rk3036.c | 732 ++
3 file
rk3036 only 4K size SRAM for SPL, so only support
timer, uart, sdram driver in SPL stage, when finish
initial sdram, back to bootrom.
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2:
- support SPL
arch/arm/mach-rockchip/Kconfig | 10 +-
This makes USB3.0 available on new SoCs/boards.
Signed-off-by: Masahiro Yamada
---
arch/arm/dts/uniphier-ph1-ld6b-ref.dts | 8
arch/arm/dts/uniphier-ph1-pro5-4kbox.dts | 4
arch/arm/dts/uniphier-ph1-pro5.dtsi | 18 ++
arch/arm/dts/uniphier-prox
The IRQ is not used in U-boot, but this would be useful to sync
device trees between Linux and U-boot.
Signed-off-by: Masahiro Yamada
---
arch/arm/dts/uniphier-ph1-pro4.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/dts/uniphier-ph1-pro4.dtsi
b/arch/arm/dts/u
This add some basic files required to allow the board to dispaly
serial message and can run command(mmc info etc)
Signed-off-by: Lin Huang
---
Changes in v1:
- clean copyright announcement
Changes in v2:
- get sdram info from evb_rk3036.c
arch/arm/dts/Makefile| 3 +-
arch/a
Hi Masahiro,
On Wed, Nov 4, 2015 at 8:56 PM, Masahiro Yamada
wrote:
> The IRQ is not used in U-boot, but this would be useful to sync
> device trees between Linux and U-boot.
Nits: U-boot -> U-Boot
>
> Signed-off-by: Masahiro Yamada
> ---
>
> arch/arm/dts/uniphier-ph1-pro4.dtsi | 2 +-
> 1 fi
When reading a large blob. e.g. a linux kernel (several MiBs) a watchdog
timeout might occur meanwhile. So pet the watchdog while operating on
the flash.
Signed-off-by: Alexander Stein
---
drivers/spi/fsl_qspi.c | 5 +
1 file changed, 5 insertions(+)
diff --git a/drivers/spi/fsl_qspi.c b/dr
Chris
Have a look at https://www.ietf.org/rfc/rfc2732.txt, might give you some hints.
Kind regards
Angga
-Original Message-
From: Chris Packham [mailto:judge.pack...@gmail.com]
Sent: Wednesday, 4 November 2015 9:43 p.m.
To: Joe Hershberger
Cc: u-boot; Joe Hershberger; jp.tos...@acksys
On 11/02/2015 10:39 PM, Joe Hershberger wrote:
> On Tue, Oct 27, 2015 at 10:17 AM, Michal Simek
> wrote:
>> Based on spec:
>> "MDC must not exceed 2.5 MHz (MDC is only active during MDIO read and
>> write operations)"
>> Zynq is running on 111MHz. Current setting is 32 which is 111/32=3.47
>
> I
Hi,
you have to change microblaze configuration to enable DM. If you look at
xilinx git tree then you will have all patches what you need.
Unfortunatelly there is no configuration for SPI DM because petalinux is
not using microblaze-generic configuration.
When I have time I will try to fix this bu
On Wed, Nov 4, 2015 at 9:35 AM, Fabio Estevam wrote:
> After applying this size_t change plus the three attached bitops
> patches I sent you for mips, arc. avr32 I do not see any more build
> issues here.
>
> Also, when you apply the three patches to your tree, please make sure
> they are applied
On Wednesday, November 04, 2015 at 10:12:29 AM, Thomas Chou wrote:
> Replace numerical bit shift with BIT macro
> in altera_tse
>
> :%s/(1 << nr)/BIT(nr)/g
>
> where nr = 0, 1, 2 31
>
> Signed-off-by: Thomas Chou
Whole series:
Reviewed-by: Marek Vasut
Best regards,
Marek Vasut
On Wednesday, November 04, 2015 at 06:33:00 AM, Thomas Chou wrote:
> Hi Marek,
Hi,
> On 2015年11月04日 13:15, Marek Vasut wrote:
> > On Wednesday, November 04, 2015 at 05:45:24 AM, Thomas Chou wrote:
> >> Hi Marek,
> >
> > Hi,
> >
> >> On 2015年11月04日 11:45, Marek Vasut wrote:
> >>> Let me just put
On Wed, 2015-11-04 at 13:30 +0800, tho...@wytron.com.tw wrote:
> Trim CONFIG_SYS_MALLOC_LEN size, because CONFIG_ENV_SIZE
> is included to total memory allocation in common.h,
>
> Signed-off-by: Thomas Chou
> ---
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
Based on the OF_TRANSLATE Kconfig description, this is required
only on platforms with complex "ranges" in the DT nodes. For
simpler platforms using SIMPLE_BUS should be sufficient. Since
this a set to default y, simple bus is never used in any
platform. So make the default value as "n" and enable
On Wed, 2015-11-04 at 13:30 +0800, tho...@wytron.com.tw wrote:
> Trim CONFIG_SYS_MEMTEST_END location.
>
> CONFIG_SYS_MONITOR_LEN
> Reserving 256k for U-Boot at: d7fc
> CONFIG_ENV_SIZE
> CONFIG_SYS_MALLOC_LEN
> Reserving 256k for malloc() at: d7f8
> 0x1 for the rest
> Reserving 6
On Tue, 2015-11-03 at 14:20 +0800, tho...@wytron.com.tw wrote:
> Remove CONFIG_SYS_MALLOC_BASE macro, as it is not used by
> the generic board.
>
> Signed-off-by: Thomas Chou
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
U-Boot mailing list
U-Bo
On Tue, 2015-11-03 at 14:20 +0800, tho...@wytron.com.tw wrote:
> Remove CONFIG_SYS_INIT_SP macro, as the initial stack is set to
> below the u-boot code.
>
> Signed-off-by: Thomas Chou
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
U-Boot mailing
On 3 November 2015 at 03:11, Joe Hershberger wrote:
> On Fri, Oct 30, 2015 at 9:51 AM, Michal Simek wrote:
>> Remove zc70x target which was one setting for zc702 and zc706.
>> Currently zc702 and zc706 are separated.
>>
>> Signed-off-by: Michal Simek
>
> Reviewed-by: Joe Hershberger
Reviewed-b
On Tue, 2015-11-03 at 14:20 +0800, tho...@wytron.com.tw wrote:
> As the generic board runs in cached mode, it should not use
> "stwio" which bypass the cache.
>
> Signed-off-by: Thomas Chou
> ---
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
U-Bo
On Sat, 2015-10-17 at 16:14 +0200, ma...@denx.de wrote:
> On Saturday, October 17, 2015 at 03:32:38 PM, Chin Liang See wrote:
> > Ensure the intended SCLK frequency not exceeding the maximum
> > frequency. If that happen, SCLK will set to maximum frequency.
> >
> > Signed-off-by: Chin Liang See
>
On 11/04/2015 02:32 AM, Lokesh Vutla wrote:
On Tuesday 03 November 2015 05:52 PM, Steve Kipisz wrote:
Early clock initialization is currently done in two stages for OMAP4/5
SoCs. The first stage is the initialization of console clocks and
then we initialize basic clocks for functionality neces
Hi Tom,
please pull these patches to your tree. They are enabling DM for Zynq
and ZynqMP targets and also they are fixing compilation error which is
currently in the tree.
Also as I have promised I am removing zc70x target from u-boot and only
zc702 and zc706 will be used.
There will be some othe
On 11/02/2015 10:40 PM, Joe Hershberger wrote:
> On Tue, Oct 27, 2015 at 10:17 AM, Michal Simek
> wrote:
>> Wait till BD is process to ensure that packet was sent successfully.
>
> process -> processed
Fixed in v2.
>
>>
>> Signed-off-by: Michal Simek
>> ---
>>
>> drivers/net/zynq_gem.c | 33
Hi Bin,
2015-11-04 22:03 GMT+09:00 Bin Meng :
> Hi Masahiro,
>
> On Wed, Nov 4, 2015 at 8:56 PM, Masahiro Yamada
> wrote:
>> The IRQ is not used in U-boot, but this would be useful to sync
>> device trees between Linux and U-boot.
>
> Nits: U-boot -> U-Boot
Thanks.
I will fix it when I apply
Dear Przemyslaw Marczak,
On 4 November 2015 at 18:37, Przemyslaw Marczak
wrote:
> Hello Minkyu,
>
> On 11/04/2015 03:05 AM, Minkyu Kang wrote:
>
>> Dear Przemyslaw Marczak,
>>
>> 2015년 11월 4일 수요일, Tom Rini>
>> On Tue, Nov 03, 2015 at 02:02:57PM +0900, Minkyu Kang wrote:
>>
>> > Dear Tom
On Tue, 2015-11-03 at 21:22 +0800, tho...@wytron.com.tw wrote:
> Add Altera Generic Quad SPI Controller support. The controller
> converts SPI NOR flash to parallel flash interface. So it is
> not like other SPI flash, but rather like CFI flash.
>
> Signed-off-by: Thomas Chou
> ---
> doc/device-
On Wed, 2015-11-04 at 17:12 +0800, tho...@wytron.com.tw wrote:
> Use data type u32/u16/u8 for regs and desc, as it is more
> portable.
>
> Signed-off-by: Thomas Chou
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
U-Boot mailing list
U-Boot@lists.
On Wed, 2015-11-04 at 17:12 +0800, tho...@wytron.com.tw wrote:
> Fix packed and aligned attribute warnings.
>
> WARNING: __packed is preferred over __attribute__((packed))
> #14: FILE: drivers/net/altera_tse.h:14:
> +#define __packed_1___attribute__ ((packed, aligned(1)))
>
> WARNING: __align
Hi Thomas,
On Wed, 2015-11-04 at 17:12 +0800, tho...@wytron.com.tw wrote:
> fix CamelCase.
>
> CHECK: Avoid CamelCase:
> #170: FILE: drivers/net/altera_tse.h:170:
> + u32 aMACID_1; /*The MAC addresses */
>
> Signed-off-by: Thomas Chou
> ---
> drivers/net/altera_tse.h | 81
> ++
On Wednesday, November 04, 2015 at 04:56:10 PM, Chin Liang See wrote:
> On Tue, 2015-11-03 at 21:22 +0800, tho...@wytron.com.tw wrote:
> > Add Altera Generic Quad SPI Controller support. The controller
> > converts SPI NOR flash to parallel flash interface. So it is
> > not like other SPI flash, bu
On Wed, 2015-11-04 at 03:29 +, tho...@wytron.com.tw wrote:
> Remove the useless parenthesis.
>
> Signed-off-by: Thomas Chou
> ---
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mail
On Wed, 2015-11-04 at 17:12 +0800, tho...@wytron.com.tw wrote:
> Remove unused macro.
>
> Signed-off-by: Thomas Chou
> ---
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinf
On Wed, 2015-11-04 at 17:12 +0800, tho...@wytron.com.tw wrote:
> Replace numerical bit shift with BIT macro
> in altera_tse
>
> :%s/(1 << nr)/BIT(nr)/g
> where nr = 0, 1, 2 31
>
> Signed-off-by: Thomas Chou
> ---
Reviewed-by: Chin Liang See
Thanks
Chin Liang
___
On 4 November 2015 at 21:52, Chin Liang See wrote:
> On Wed, 2015-11-04 at 17:12 +0800, tho...@wytron.com.tw wrote:
>> Replace numerical bit shift with BIT macro
>> in altera_tse
>>
>> :%s/(1 << nr)/BIT(nr)/g
>> where nr = 0, 1, 2 31
>>
>> Signed-off-by: Thomas Chou
>> ---
>
>
> Reviewed-by:
From: Fabio Estevam
The generic bitops headers are required when calling logarithimic
functions, such as ilog2().
Signed-off-by: Fabio Estevam
---
Applies against u-boot-spi next
arch/arc/include/asm/bitops.h | 5 +
1 file changed, 5 insertions(+)
diff --git a/arch/arc/include/asm/bitops
From: Fabio Estevam
The generic bitops headers are required when calling logarithimic
functions, such as ilog2().
Signed-off-by: Fabio Estevam
---
Applies against u-boot-spi next
arch/mips/include/asm/bitops.h | 5 +
1 file changed, 5 insertions(+)
diff --git a/arch/mips/include/asm/bito
From: Fabio Estevam
The generic bitops headers are required when calling logarithimic
functions, such as ilog2().
Signed-off-by: Fabio Estevam
---
Applies against u-boot-spi next
arch/avr32/include/asm/bitops.h | 5 +
1 file changed, 5 insertions(+)
diff --git a/arch/avr32/include/asm/bi
From: Fabio Estevam
Let the function and its prototype use the same variable type for 'len'.
Signed-off-by: Fabio Estevam
---
Applies against u-boot-spi next
drivers/mtd/spi/sf_ops.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/mtd/spi/sf_ops.c b/drivers/mtd
Hello Minkyu,
On 11/04/2015 04:43 PM, Minkyu Kang wrote:
Dear Przemyslaw Marczak,
On 4 November 2015 at 18:37, Przemyslaw Marczak mailto:p.marc...@samsung.com>> wrote:
Hello Minkyu,
On 11/04/2015 03:05 AM, Minkyu Kang wrote:
Dear Przemyslaw Marczak,
2015년 11월 4일 수요일,
Commit: sandbox: add ADC driver
adds the driver without its main header file.
It causes build brake for sandbox_defonfig.
This commit adds a missing header:
- include/sandbox-adc.h
Signed-off-by: Przemyslaw Marczak
Cc: Minkyu Kang
Cc: Simon Glass
---
include/sandbox-adc.h | 31 ++
1 - 100 of 186 matches
Mail list logo