Hi Scott,
On Fri, Apr 13, 2012 at 11:47 AM, Scott Wood wrote:
> On 04/13/2012 01:45 PM, Simon Glass wrote:
>> Hi Scott,
>>
>> On Fri, Apr 13, 2012 at 11:34 AM, Scott Wood wrote:
>>> On 04/13/2012 01:25 PM, Simon Glass wrote:
>>> Has this binding been accepted into Linux's documentation or an
On 04/13/2012 01:45 PM, Simon Glass wrote:
> Hi Scott,
>
> On Fri, Apr 13, 2012 at 11:34 AM, Scott Wood wrote:
>> On 04/13/2012 01:25 PM, Simon Glass wrote:
>> Has this binding been accepted into Linux's documentation or another
>> canonical source?
>
> No
It would be go
Hi Scott,
On Fri, Apr 13, 2012 at 11:34 AM, Scott Wood wrote:
> On 04/13/2012 01:25 PM, Simon Glass wrote:
>> Hi Scott,
>>
>> On Fri, Apr 13, 2012 at 11:09 AM, Scott Wood wrote:
>>> On 04/13/2012 12:42 PM, Simon Glass wrote:
I am not keen on adding cache alignment into every driver - IMO th
On 04/13/2012 01:25 PM, Simon Glass wrote:
> Hi Scott,
>
> On Fri, Apr 13, 2012 at 11:09 AM, Scott Wood wrote:
>> On 04/13/2012 12:42 PM, Simon Glass wrote:
>>> I am not keen on adding cache alignment into every driver - IMO this
>>> should happen at the level above as with MMC, USB, etc. A fairl
Hi Scott,
On Fri, Apr 13, 2012 at 11:09 AM, Scott Wood wrote:
> On 04/13/2012 12:42 PM, Simon Glass wrote:
>> Hi Scott,
>>
>> On Fri, Jan 20, 2012 at 2:55 PM, Scott Wood wrote:
>>> On 01/13/2012 05:10 PM, Simon Glass wrote:
+struct nand_info nand_ctrl;
>>>
>>> static (or better, dynamic).
>
On 04/13/2012 12:42 PM, Simon Glass wrote:
> Hi Scott,
>
> On Fri, Jan 20, 2012 at 2:55 PM, Scott Wood wrote:
>> On 01/13/2012 05:10 PM, Simon Glass wrote:
>>> +struct nand_info nand_ctrl;
>>
>> static (or better, dynamic).
>
> Done, what is dynamic?
Allocate the structure dynamically in your i
Hi Scott,
On Fri, Jan 20, 2012 at 2:55 PM, Scott Wood wrote:
> On 01/13/2012 05:10 PM, Simon Glass wrote:
>> +/* Information about an attached NAND chip */
>> +struct fdt_nand {
>> + struct nand_ctlr *reg;
>> + int enabled; /* 1 to enable, 0 to disable */
>> + struct fdt_gp
Hi Stephen,
On Fri, Jan 20, 2012 at 9:31 AM, Stephen Warren wrote:
> On 01/13/2012 04:10 PM, Simon Glass wrote:
>> From: Jim Lin
>>
>> A device tree is used to configure the NAND, including memory
>> timings and block/pages sizes.
>>
>> If this node is not present or is disabled, then NAND will
On 01/13/2012 05:10 PM, Simon Glass wrote:
> +/* Information about an attached NAND chip */
> +struct fdt_nand {
> + struct nand_ctlr *reg;
> + int enabled;/* 1 to enable, 0 to disable */
> + struct fdt_gpio_state wp_gpio; /* write-protect GPIO */
> + int width;
On 01/13/2012 04:10 PM, Simon Glass wrote:
> From: Jim Lin
>
> A device tree is used to configure the NAND, including memory
> timings and block/pages sizes.
>
> If this node is not present or is disabled, then NAND will not
> be initialized.
>
> Signed-off-by: Simon Glass
> diff --git a/driv
/6] tegra: nand: Add Tegra NAND driver
* PGP Signed by an unknown key
On Saturday 14 January 2012 23:08:45 Simon Glass wrote:
> On Sat, Jan 14, 2012 at 8:03 PM, Mike Frysinger wrote:
> > On Friday 13 January 2012 18:10:55 Simon Glass wrote:
> >> From: Jim Lin
> >>
&g
On Saturday 14 January 2012 23:08:45 Simon Glass wrote:
> On Sat, Jan 14, 2012 at 8:03 PM, Mike Frysinger wrote:
> > On Friday 13 January 2012 18:10:55 Simon Glass wrote:
> >> From: Jim Lin
> >>
> >> A device tree is used to configure the NAND, including memory
> >> timings and block/pages sizes.
Hi Mike,
On Sat, Jan 14, 2012 at 8:03 PM, Mike Frysinger wrote:
> On Friday 13 January 2012 18:10:55 Simon Glass wrote:
>> From: Jim Lin
>>
>> A device tree is used to configure the NAND, including memory
>> timings and block/pages sizes.
>>
>> If this node is not present or is disabled, then NA
On Friday 13 January 2012 18:10:55 Simon Glass wrote:
> From: Jim Lin
>
> A device tree is used to configure the NAND, including memory
> timings and block/pages sizes.
>
> If this node is not present or is disabled, then NAND will not
> be initialized.
>
> Signed-off-by: Simon Glass
the Auth
From: Jim Lin
A device tree is used to configure the NAND, including memory
timings and block/pages sizes.
If this node is not present or is disabled, then NAND will not
be initialized.
Signed-off-by: Simon Glass
---
arch/arm/include/asm/arch-tegra2/tegra2.h |1 +
drivers/mtd/nand/Makefil
15 matches
Mail list logo