Hi Prabhakar,
Thanks for your comments.
> -Original Message-
> From: Prabhakar Kushwaha
> Sent: 2016年9月13日 15:18
> To: Z.Q. Hou ; u-boot@lists.denx.de;
> albert.u.b...@aribaud.net; york sun ; Vincent Hu
> ; Calvin Johnson
> Cc: Z.Q. Hou
> Subject: RE: [PATCH 1/2] armv8/fsl-lsch2: refact
> -Original Message-
> From: Zhiqiang Hou [mailto:zhiqiang@nxp.com]
> Sent: Monday, September 12, 2016 9:39 AM
> To: u-boot@lists.denx.de; albert.u.b...@aribaud.net; york sun
> ; Vincent Hu ; Prabhakar
> Kushwaha ; Calvin Johnson
>
> Cc: Z.Q. Hou
> Subject: [PATCH 1/2] armv8/fsl-lsch
Prabhakar,
On 09/11/2016 09:20 PM, Zhiqiang Hou wrote:
> From: Hou Zhiqiang
>
> Up to now, there are 3 kinds of SoC under Layerscape Chassis 2,
> such as LS1043A, LS1046A and LS1012A. But the clocks tree has a
> lot of difference, for instance the IP modules have different
> divisors to get clock
From: Hou Zhiqiang
Up to now, there are 3 kinds of SoC under Layerscape Chassis 2,
such as LS1043A, LS1046A and LS1012A. But the clocks tree has a
lot of difference, for instance the IP modules have different
divisors to get clock from Platform PLL. And the core cluster
and platform PLL maybe hav
4 matches
Mail list logo
