Like other TI platforms, let's enable the ESM. This allows the ESM to be
programmed during boot, and the PMIC associated with the ESM output,
enabling blocks like the RTI watchdogs to actually cause the system to
reset.
Signed-off-by: Andrew Halaney
---
configs/j784s4_evm_r5_defconfi
4&id=9d8b40958ce792808bc571d828197dbc2e7978d6
Signed-off-by: Andrew Halaney
---
board/ti/j784s4/evm.c | 24
1 file changed, 24 insertions(+)
diff --git a/board/ti/j784s4/evm.c b/board/ti/j784s4/evm.c
index 548dbd5925d..0f4d383b420 100644
--- a/board/ti/j784s4/evm.c
+++ b/board/ti/j784
Add the PMIC ESM node which is responsible for triggering the PMIC
reset.
Suggested-by: Udit Kumar
Signed-off-by: Andrew Halaney
---
arch/arm/dts/k3-am69-r5-sk.dts | 7 +++
1 file changed, 7 insertions(+)
diff --git a/arch/arm/dts/k3-am69-r5-sk.dts b/arch/arm/dts/k3-am69-r5-sk.dts
index
From: Neha Malcom Francis
Add the PMIC ESM node which is responsible for triggering the PMIC
reset.
Signed-off-by: Neha Malcom Francis
Link: https://git.ti.com/cgit/ti-u-boot/ti-u-boot/commit/?h=ea82cf77031e
Signed-off-by: Andrew Halaney
---
arch/arm/dts/k3-j784s4-r5-evm.dts | 7 +++
1
27;t break boot.
Link:
https://lore.kernel.org/lkml/20240911-j784s4-tps6594-bootph-v2-0-a83526264...@redhat.com/
Signed-off-by: Andrew Halaney
---
Changes in v2:
- Loop over ESMs, only configure if prior was successful
as without all of them they're not useful (Udit)
- Add am69-sk PMIC E
On Sat, Sep 07, 2024 at 11:12:05AM GMT, Kumar, Udit wrote:
> Hi Andrew,
>
> On 9/7/2024 2:54 AM, Andrew Halaney wrote:
> > From: Keerthy
> >
> > Initialize the ESM & PMIC ESM. This allows things like
> > the watchdog to reset the board when tripped.
> &
On Tue, Sep 10, 2024 at 04:21:32PM GMT, Kumar, Udit wrote:
> Hi Andrew
>
> On 9/7/2024 2:54 AM, Andrew Halaney wrote:
> > This enables the ESMs and the associated PMIC. Programming these bits is
> > a requirement to make the watchdog actually reset the board.
> >
&
Like other TI platforms, let's enable the ESM. This allows the ESM to be
programmed during boot, and the PMIC associated with the ESM output,
enabling blocks like the RTI watchdogs to actually cause the system to
reset.
Signed-off-by: Andrew Halaney
---
configs/j784s4_evm_r5_defconfi
From: Neha Malcom Francis
Add the PMIC ESM node which is responsible for triggering the PMIC
reset.
Signed-off-by: Neha Malcom Francis
Link: https://git.ti.com/cgit/ti-u-boot/ti-u-boot/commit/?h=ea82cf77031e
Signed-off-by: Andrew Halaney
---
arch/arm/dts/k3-j784s4-r5-evm.dts | 7 +++
1
4&id=9d8b40958ce792808bc571d828197dbc2e7978d6
[halaney: add a line to the commit message, include header]
Signed-off-by: Andrew Halaney
---
board/ti/j784s4/evm.c | 28
1 file changed, 28 insertions(+)
diff --git a/board/ti/j784s4/evm.c b/board/ti/j784s4/evm.c
index 548dbd5925d..a0e
-off-by: Andrew Halaney
---
Andrew Halaney (1):
configs: j784s4_evm_r5: Enable ESM related configs
Keerthy (1):
board: ti: j784s4: Initialize the ESM & PMIC ESM
Neha Malcom Francis (1):
arm: dts: k3-j784s4-r5-evm: Add the PMIC ESM node
arch/arm/dts/k3-j784s4-r5-evm.dts | 7 +
On Fri, Jan 19, 2024 at 11:20:43PM +0530, Apurva Nandan wrote:
> TI K3 J784S4 and AM69 are new additions to the K3 SoC family.
> Add documentation about the J784S4 EVM and AM69 SK.
>
> Signed-off-by: Dasnavis Sabiya
> Signed-off-by: Apurva Nandan
> ---
> board/ti/j784s4/MAINTAINERS | 1 +
> d
12 matches
Mail list logo
