-BEGIN PGP SIGNED MESSAGE-
Hash: SHA512
Hi Simon,
On Thu, 2025-06-05 at 11:29 -0600, Simon Glass wrote:
> Hi Martin,
>
> On Wed, 4 Jun 2025 at 06:16, Martin Schwan
> wrote:
> >
> > This series implements a new bootmeth for RAUC A/B systems. RAUC
> > (Robust
> > Auto Update Controller)
On 6/6/25 00:10, Raymond Mao wrote:
> Hi Tom,
>
> On Thu, 5 Jun 2025 at 17:46, Tom Rini wrote:
>>
>> On Thu, Jun 05, 2025 at 04:52:20PM -0400, Raymond Mao wrote:
>>> Hi Tom,
>>>
>>> On Thu, 5 Jun 2025 at 16:01, Tom Rini wrote:
On Thu, Jun 05, 2025 at 03:45:00PM -0400, Raymond Mao wr
When calling "dns ", do not print out the IP address
of onto the console. Print it only when no variable is
passed. The reason is to be able to call do_dns() from another command
in need of the DNS services without polluting the output.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New
Hi,
> -Original Message-
> From: Ravulapalli, Naresh Kumar
> Sent: Tuesday, June 3, 2025 7:55 PM
> To: u-boot@lists.denx.de
> Cc: Marek Vasut ; Simon Goldschmidt
> ; Chee, Tien Fong
> ; Tom Rini ; Ravulapalli,
> Naresh Kumar
> Subject: [PATCH v3 6/7] drivers: ddr: altera: Improve DRAM in
Extract the code that sets the RTC clock from sntp_handler() in
net/sntp.c and make it a new function net_sntp_set_rtc() in
net/net-common.c. This will allow re-use with NET_LWIP.
According to [1] it is safe to assume that all devices have been
converted to DM_RTC so drop the useless code.
[1] ht
Enable the sntp command by default in the arm64 QEMU defconfig for lwIP
since this config is meant to have all the features supported by lwIP.
Signed-off-by: Jerome Forissier
---
(no changes since v1)
configs/qemu_arm64_lwip_defconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/config
Fix an error in doc/README.SNTP ("timeoffset") and clarify the
differences between CONFIG_NET=y and CONFIG_NET_LWIP=y.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
doc/README.SNTP | 23 ---
1 file changed, 16 insertions(+), 7 deletions(-)
diff --git a/doc
Implement the sntp command when NET_LWIP=y.
Signed-off-by: Jerome Forissier
---
(no changes since v1)
cmd/Kconfig| 13 ++--
cmd/lwip/Makefile | 1 +
cmd/lwip/sntp.c| 133 +
include/net-common.h | 11 +++
lib/lwi
Update the ping command so that a host name is accepted in addition to
an IP address, provided DNS support is enabled.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
cmd/lwip/ping.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/cmd/lwip/ping.c b/cmd/lw
Add a helper fonction to convert an IP address (supplied as a text
string) or a host name to an ip_addr_t.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
include/net-lwip.h | 1 +
net/lwip/net-lwip.c | 39 +++
2 files changed, 40 insertions
Move the implementation of the dns command under cmd/.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
cmd/lwip/dns.c| 123
net/lwip/Makefile | 1 -
net/lwip/dns.c| 128 --
3 files
The DNS loop checks for a non-zero IP address after DNS resolution, but
the address is in fact never copied into the context. Fix that.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
cmd/lwip/dns.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/cmd/lwip/dns.c b/cmd/lwip/
Move the implementation of the ping command under cmd/.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
cmd/lwip/ping.c | 175
net/lwip/Makefile | 1 -
net/lwip/ping.c | 180 --
3 file
Split net/lwip/wget.c in two: one part which implements CONFIG_WGET
stays in net/ while the part that implements CONFIG_CMD_WGET is moved
into cmd/.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
cmd/lwip/wget.c| 192 ++
include/net-l
Move each command in cmd/net-lwip.c into its own file
(cmd/lwip/${cmd}.c).
Suggested-by: Heinrich Schuchardt
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
MAINTAINERS | 1 +
cmd/Makefile| 2 +-
cmd/lwip/Makefile | 5 +++
net/lwip/eth_internal.h is not used. Remove it.
Signed-off-by: Jerome Forissier
---
Changes in v2:
- New patch
net/lwip/eth_internal.h | 35 ---
1 file changed, 35 deletions(-)
delete mode 100644 net/lwip/eth_internal.h
diff --git a/net/lwip/eth_internal.h b/n
Implement the sntp command with lwIP (CONFIG_NET_LWIP=y). SNTP is
supported as an app in lib/lwip/lwip/src/apps/sntp/sntp.c so this is
mainly about adding that file to the build and writing do_sntp() to use
the sntp_*() API and run the receive & timer loop. There is a patch to
extract a small bit o
Hi,
> -Original Message-
> From: Ravulapalli, Naresh Kumar
> Sent: Tuesday, June 3, 2025 7:55 PM
> To: u-boot@lists.denx.de
> Cc: Marek Vasut ; Simon Goldschmidt
> ; Chee, Tien Fong
> ; Tom Rini ; Ravulapalli,
> Naresh Kumar
> Subject: [PATCH v3 4/7] drivers: ddr: altera: Clean common co
Hi,
> -Original Message-
> From: Ravulapalli, Naresh Kumar
> Sent: Tuesday, June 3, 2025 7:55 PM
> To: u-boot@lists.denx.de
> Cc: Marek Vasut ; Simon Goldschmidt
> ; Chee, Tien Fong
> ; Tom Rini ; Ravulapalli,
> Naresh Kumar
> Subject: [PATCH v3 2/7] drivers: ddr: altera: Add valid RAM s
On 6/6/25 07:42, manikanda...@microchip.com wrote:
> Hi Eugen,
>
> On 05/06/25 12:05 pm, Eugen Hristev wrote:
>> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
>> content is safe
>>
>> On 6/3/25 08:05, Manikandan Muralidharan wrote:
>>> The clk_register function log
Hi Hari,
On 05/06/25 16:54, Hari Nagalla wrote:
> On 6/2/25 09:50, Beleswar Padhi wrote:
>> +int __maybe_unused shutdown_mcu_r5_core1(void)
>> +{
>> + struct ti_sci_handle *ti_sci = get_ti_sci_handle();
>> + struct ti_sci_dev_ops *dev_ops = &ti_sci->ops.dev_ops;
>> + struct ti_sci_proc_op
Hi Eugen,
On 05/06/25 12:05 pm, Eugen Hristev wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> content is safe
>
> On 6/3/25 08:05, Manikandan Muralidharan wrote:
>> The clk_register function logs an error if parent_name is missing from the
>> Device Tree.On
Setup core information and bring secondary HARTs up for a functional
multi-core system.
Signed-off-by: Yao Zi
---
board/thead/th1520_lpi4a/spl.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/board/thead/th1520_lpi4a/spl.c b/board/thead/th1520_lpi4a/spl.c
index 25dfa387c36..d75fa6f3eff 1
Preserve CLINT node for SPL, whose IPI functionality is essential for
operation of a multi-core system.
Signed-off-by: Yao Zi
---
arch/riscv/dts/th1520.dtsi | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/riscv/dts/th1520.dtsi b/arch/riscv/dts/th1520.dtsi
index 28107a9f354..e773d2e6a80
On coldboot, only HART 0 among the four HARTs of TH1520 is brought up by
hardware, and the remaining HARTs are in reset states, requiring manual
setup of reset address and deassertion to function normal. Introduce a
routine to do the work.
Signed-off-by: Yao Zi
---
arch/riscv/cpu/th1520/cpu.c
C910 cores integrated in TH1520 SoC provide various customized CSRs for
configuring core behavior, including cache coherency and timing, branch
predication, and clock gating for internal components.
This patch sets them up for efficient operation and satisfying
requirements of an SMP system.
Sign
Although timer component of the CLINT isn't fully compatible with the
generic RISC-V ACLINT, the IPI component behaves the same.
As the CLINT doesn't have corresponding riscv_aclint_timer driver
available, let's try looking for a compatible SYSCON device directly
when no riscv_aclint_timer device
TH1520 ships four Xuantie C910 cores, but only one of them is
automatically brought up by hardware on coldboot. This series adds IPI
support with T-Head C900 CLINT, setup CPU features to prepare for SMP
operation, and finally bring the rest three cores up.
Booted with the series, Linux kernel corr
On Wed, May 21, 2025 at 06:27:41AM +, Aristo Chen wrote:
> Hi all,
>
> I would like to apologize for the confusion caused by my v2 submission. Due
> to an issue in how I sent the patches, the series did not appear correctly
> grouped on Patchwork, making it harder to follow and review.
>
> T
Hi Tom,
On Thu, 5 Jun 2025 at 17:46, Tom Rini wrote:
>
> On Thu, Jun 05, 2025 at 04:52:20PM -0400, Raymond Mao wrote:
> > Hi Tom,
> >
> > On Thu, 5 Jun 2025 at 16:01, Tom Rini wrote:
> > >
> > > On Thu, Jun 05, 2025 at 03:45:00PM -0400, Raymond Mao wrote:
> > > > Hi Tom,
> > > >
> > > > On Thu,
You need to take raspberry ( custodian version)
Making sure you're not a bot!
|
|
| |
Making sure you're not a bot!
|
|
|
But it is still missing the device tree fro bcm7712 ( RPI 5 is bcm7712)But you
can Dow load the dtb file from the pre built dtb file from raspberry pi images
an
On Mon, May 12, 2025 at 06:52:12PM +0200, Marek Vasut wrote:
> Add support for jumping to Linux kernel through OpTee-OS on ARMv7a.
> This is only supported if U-Boot runs in PL1 secure. This change adds
> two components, one is fitImage OpTee-OS loadable handler, which makes
> a note of OpTee-OS b
On Thu, Jun 05, 2025 at 04:52:20PM -0400, Raymond Mao wrote:
> Hi Tom,
>
> On Thu, 5 Jun 2025 at 16:01, Tom Rini wrote:
> >
> > On Thu, Jun 05, 2025 at 03:45:00PM -0400, Raymond Mao wrote:
> > > Hi Tom,
> > >
> > > On Thu, 5 Jun 2025 at 13:15, Tom Rini wrote:
> > > >
> > > > On Tue, Jun 03, 2025
Hi,
I'm trying to boot openSUSE Linux on an CM5 using a sourcekit io board
(https://sourcekit.cc/#/).
u-boot seem to be stuck with the logo on the upper right corner, no
text.
I re-built u-boot using the latest source from git from the next branch
and also set CONFIG_LOG in make menuconfig, but sti
On 05/06/2025 22:02, Tom Rini wrote:
On Thu, Jun 05, 2025 at 07:46:54PM +0200, neil.armstr...@linaro.org wrote:
Hi,
On 04/06/2025 14:15, Martin Schwan wrote:
This series implements a new bootmeth for RAUC A/B systems. RAUC (Robust
Auto Update Controller) is a lightweight update client, providi
Hi Tom,
On Thu, 5 Jun 2025 at 16:01, Tom Rini wrote:
>
> On Thu, Jun 05, 2025 at 03:45:00PM -0400, Raymond Mao wrote:
> > Hi Tom,
> >
> > On Thu, 5 Jun 2025 at 13:15, Tom Rini wrote:
> > >
> > > On Tue, Jun 03, 2025 at 07:42:55AM -0700, Raymond Mao wrote:
> > >
> > > > MbedTLS bignum module need
On Thu, 05 Jun 2025 16:29:35 +0200, Michal Simek wrote:
> please pull these fixes to your tree. CI is not showing me any issue with
> them.
>
> Thanks,
> Michal
>
>
> The following changes since commit b22a276f039f818d5564bec6637071cfc8a7e432:
>
> [...]
Merged into u-boot/master, thanks!
--
On Tue, Jun 03, 2025 at 02:45:21PM +0800, Leo Liang wrote:
> Hi Tom,
>
> The following changes since commit d45b1d4ac94710f88902adc2173d7930700e2869:
>
> Merge tag 'u-boot-dfu-next-20250602' of
> https://source.denx.de/u-boot/custodians/u-boot-dfu into next (2025-06-02
> 08:43:10 -0600)
>
>
On Thu, Jun 05, 2025 at 07:46:54PM +0200, neil.armstr...@linaro.org wrote:
> Hi,
>
> On 04/06/2025 14:15, Martin Schwan wrote:
> > This series implements a new bootmeth for RAUC A/B systems. RAUC (Robust
> > Auto Update Controller) is a lightweight update client, providing "Safe
> > and Secure OTA
On Thu, Jun 05, 2025 at 03:45:00PM -0400, Raymond Mao wrote:
> Hi Tom,
>
> On Thu, 5 Jun 2025 at 13:15, Tom Rini wrote:
> >
> > On Tue, Jun 03, 2025 at 07:42:55AM -0700, Raymond Mao wrote:
> >
> > > MbedTLS bignum module needs '__udivti3' which is a 128-bit division
> > > function provided by the
Hi Tom,
On Thu, 5 Jun 2025 at 13:15, Tom Rini wrote:
>
> On Tue, Jun 03, 2025 at 07:42:55AM -0700, Raymond Mao wrote:
>
> > MbedTLS bignum module needs '__udivti3' which is a 128-bit division
> > function provided by the compiler runtime, typically libgcc for GCC or
> > clang_rt.builtins for Clan
Hi Lukasz,
On Thu, Jun 5, 2025 at 9:37 AM Lukasz Majewski wrote:
>
> The btt[c3] devices are based on imx287 SoC.
>
> U-Boot SPL 2025.04-01081-g07e086681d26 (Apr 16 2025 - 12:24:36 +0200)
> Trying to boot from MMC1
>
> U-Boot 2025.04-01081-g07e086681d26 (Apr 16 2025 - 12:24:36 +0200)
>
> CPU: F
On 05/06/2025 16:21, Tom Rini wrote:
On Thu, Jun 05, 2025 at 10:16:54AM +0200, Neil Armstrong wrote:
On 22/05/2025 16:39, Tom Rini wrote:
On Thu, May 22, 2025 at 02:37:07PM +0200, Neil Armstrong wrote:
From: Dmitrii Merkurev
1. Get partition info/size
2. Erase partition
3. Flash partition
4
Hi,
On 04/06/2025 14:15, Martin Schwan wrote:
This series implements a new bootmeth for RAUC A/B systems. RAUC (Robust
Auto Update Controller) is a lightweight update client, providing "Safe
and Secure OTA Updates for Embedded Linux". See the following links for
more information about RAUC:
Hi Martin,
On Wed, 4 Jun 2025 at 06:16, Martin Schwan wrote:
>
> This series implements a new bootmeth for RAUC A/B systems. RAUC (Robust
> Auto Update Controller) is a lightweight update client, providing "Safe
> and Secure OTA Updates for Embedded Linux". See the following links for
> more info
Hi Ilias,
On Sat, 24 May 2025 at 12:24, Ilias Apalodimas
wrote:
>
> On Sat, 24 May 2025 at 20:59, Ilias Apalodimas
> wrote:
> >
> > Thanks Tom
> >
> > On Sat, 24 May 2025 at 17:26, Tom Rini wrote:
> > >
> > > On Sat, May 24, 2025 at 08:13:46AM -0600, Simon Glass wrote:
> > >
> > > > In some cas
On Tue, Jun 03, 2025 at 07:42:55AM -0700, Raymond Mao wrote:
> MbedTLS bignum module needs '__udivti3' which is a 128-bit division
> function provided by the compiler runtime, typically libgcc for GCC or
> clang_rt.builtins for Clang.
> Thus 'clang_rt.builtins' library is required when building us
On Mon, Jun 02, 2025 at 03:44:48PM -0400, Greg Malysa wrote:
> This adds missing maintainers entries for the ADI SC5xx defconfigs.
>
> Signed-off-by: Vasileios Bimpikas
> Signed-off-by: Utsav Agarwal
> Signed-off-by: Arturs Artamonovs
> Signed-off-by: Nathan Barrett-Morrison
> Signed-off-by:
On Wed, Jun 04, 2025 at 02:15:28PM +0200, Martin Schwan wrote:
> This series implements a new bootmeth for RAUC A/B systems. RAUC (Robust
> Auto Update Controller) is a lightweight update client, providing "Safe
> and Secure OTA Updates for Embedded Linux". See the following links for
> more infor
On Thu, Jun 05, 2025 at 08:04:28AM +, 牛 志宏 wrote:
> Yes, this is a new OS currently being developed with plans to support Linux
> compatibility.
> Registers a0 and a1 pass the boot core ID and DTB address respectively,
> following a de facto standard shared by both the SBI (RISC-V Supervisor
On Thu, Jun 05, 2025 at 08:04:28AM +, 牛 志宏 wrote:
> Yes, this is a new OS currently being developed with plans to support Linux
> compatibility.
> Registers a0 and a1 pass the boot core ID and DTB address respectively,
> following a de facto standard shared by both the SBI (RISC-V Supervisor
Hi Tom,
please pull these fixes to your tree. CI is not showing me any issue with them.
Thanks,
Michal
The following changes since commit b22a276f039f818d5564bec6637071cfc8a7e432:
image: android: fix ramdisk default address (2025-05-30 13:44:05 -0600)
are available in the Git repository at
On Thu, Jun 05, 2025 at 07:52:44AM -0300, Fabio Estevam wrote:
> This reverts commit 159b6f0e119962ce5da645f548cefe9196c8778e.
>
> Since commit 159b6f0e1199 ("caam: Fix CAAM error on startup") the following
> regression was reported by Tim Harvey:
>
> "I've found that this patch causes a regress
On Wed, Jun 04, 2025 at 10:40:58PM +0200, Rasmus Villemoes wrote:
> On Wed, Jun 04 2025, Tom Rini wrote:
>
> > On Wed, Jun 04, 2025 at 09:56:00PM +0200, Rasmus Villemoes wrote:
> >> There's really no reason for the gd pointer to have the volatile
> >> qualifier.
> >>
> >> In fact, I claim that i
On Thu, Jun 05, 2025 at 10:16:54AM +0200, Neil Armstrong wrote:
> On 22/05/2025 16:39, Tom Rini wrote:
> > On Thu, May 22, 2025 at 02:37:07PM +0200, Neil Armstrong wrote:
> >
> > > From: Dmitrii Merkurev
> > >
> > > 1. Get partition info/size
> > > 2. Erase partition
> > > 3. Flash partition
> >
Yes, this is a new OS currently being developed with plans to support Linux
compatibility.
Registers a0 and a1 pass the boot core ID and DTB address respectively,
following a de facto standard shared by both the SBI (RISC-V Supervisor Binary
Interface) specification and the Linux implementation.
On 6/2/25 09:50, Beleswar Padhi wrote:
+int __maybe_unused shutdown_mcu_r5_core1(void)
+{
+ struct ti_sci_handle *ti_sci = get_ti_sci_handle();
+ struct ti_sci_dev_ops *dev_ops = &ti_sci->ops.dev_ops;
+ struct ti_sci_proc_ops *proc_ops = &ti_sci->ops.proc_ops;
+ u32 dev_id
The btt[c3] devices are based on imx287 SoC.
U-Boot SPL 2025.04-01081-g07e086681d26 (Apr 16 2025 - 12:24:36 +0200)
Trying to boot from MMC1
U-Boot 2025.04-01081-g07e086681d26 (Apr 16 2025 - 12:24:36 +0200)
CPU: Freescale i.MX28 rev1.2 at 454 MHz
BOOT: SSP SPI #3, master, 3V3 NOR
Model: BTT3
B
> Subject: [PATCH] Revert "caam: Fix CAAM error on startup"
>
> This reverts commit 159b6f0e119962ce5da645f548cefe9196c8778e.
>
> Since commit 159b6f0e1199 ("caam: Fix CAAM error on startup") the
> following regression was reported by Tim Harvey:
>
> "I've found that this patch causes a regressi
This reverts commit 159b6f0e119962ce5da645f548cefe9196c8778e.
Since commit 159b6f0e1199 ("caam: Fix CAAM error on startup") the following
regression was reported by Tim Harvey:
"I've found that this patch causes a regression on an imx8mm board
(imx8mm_venice_defconfig) where the first call to caa
On 5/24/25 00:58, Stephen Boyd wrote:
Coreboot already initializes the USB3 controller and PHY on Qualcomm
devices. Skip fixing up the USB node on platforms that are a coreboot
payload. This provides a working USB-A port on device like Lazor.
Signed-off-by: Stephen Boyd
---
arch/arm/mach-s
On 22/05/2025 16:35, Tom Rini wrote:
On Thu, May 22, 2025 at 02:37:06PM +0200, Neil Armstrong wrote:
From: Dmitrii Merkurev
Switch the mmc backend to this new shared block helpers,
reducing block logic and only leaving MMC specific logic.
Signed-off-by: Dmitrii Merkurev
Reviewed-by: Mattijs
Hi Shmuel,
On jeu., juin 05, 2025 at 06:33, Shmuel Melamud wrote:
> On Wed, Jun 4, 2025 at 12:02 PM Mattijs Korpershoek
> wrote:
>>
>> Hi Shmuel,
>>
>> Thank you for the patch.
>>
>> On Tue, Jun 03, 2025 at 06:06, Shmuel Leib Melamud via B4 Relay
>> wrote:
>>
>> > From: Shmuel Leib Melamud
thanks,
Acked-by: Angelo Dureghello
On Wed, 4 Jun 2025 21:56:06 +0200
Rasmus Villemoes wrote:
> The way DECLARE_GLOBAL_DATA_PTR is used, the stuff under #if 0 can
> never compile as you cannot have a non-constant initializer at global
> scope (and one would get linker errors as well becaus
On 6/4/25 17:48, Raymond Mao wrote:
> This patch is to solve the sandbox building error:
> $ make O=build-sandbox -s sandbox_defconfig
> $ make O=build-sandbox -s -j2
> /usr/bin/ld: /tmp/u-boot.27rzOu.ltrans58.ltrans.o: undefined reference to
> symbol 'pthread_kill@@GLIBC_2.2.5'
> /usr/bin/ld:
On 22/05/2025 16:39, Tom Rini wrote:
On Thu, May 22, 2025 at 02:37:07PM +0200, Neil Armstrong wrote:
From: Dmitrii Merkurev
1. Get partition info/size
2. Erase partition
3. Flash partition
4. BCB
Signed-off-by: Dmitrii Merkurev
Reviewed-by: Mattijs Korpershoek
Tested-by: Mattijs Korpershoe
On 6/4/25 17:48, Raymond Mao wrote:
> This patch is to solve the sandbox building error:
> $ make O=build-sandbox -s sandbox_defconfig
> $ make O=build-sandbox -s -j2
> /usr/bin/ld: /tmp/u-boot.27rzOu.ltrans58.ltrans.o: undefined reference to
> symbol 'pthread_kill@@GLIBC_2.2.5'
> /usr/bin/ld:
On 30/05/2025 14:15, Ilias Apalodimas wrote:
Hi Tom,
On Wed, 28 May 2025 at 20:59, Tom Rini wrote:
Hey all,
First, I am not happy to be writing this email. But at this point, I
feel I have no other choice, for the good of the overall project and
community.
Back in January[0] of this year I
On 04/06/2025 14:40, Casey Connolly wrote:
On 6/3/25 18:43, Neil Armstrong wrote:
On 01/04/2025 11:47, Neil Armstrong wrote:
The current SPMI gpio driver is very old and doesn't support
pin state tracking to fully support the whole pinconf calls.
The simplest is to rewritte the driver using
According to the help text, you can set negative offsets to indicated
that the offset is relative to the end of the parition. But kconfig
doesn't let you specify negative hex values. I think this fell through
the cracks when converting the symbol from a '#define' to a kconfig
option.
Introduce a n
70 matches
Mail list logo
