On Tue, Sep 7, 2021 at 8:15 PM Rahul Pathak wrote:
>
> Hi Alistair,
>
> One clarification: The unification of architectures is also going to allow
> multi-arch CPUs (RV32/RV64) in a single machine instance? Or it's just
> limited to only one in the runtime.
The first step (which doesn't work ye
On Tue, Sep 7, 2021 at 6:05 PM Ruinland ChuanTzu Tsai
wrote:
>
> Hi Alistair,
>
> Thanks for the comment.
>
> On Mon, Sep 06, 2021 at 05:55:25PM +1000, Alistair Francis wrote:
> > On Mon, Sep 6, 2021 at 5:37 PM Ruinland ChuanTzu Tsai
> > wrote:
> > >
> > > Hi Alistair,
> > >
> > > So glad to hear
Hi Alistair,
One clarification: The unification of architectures is also going to allow
multi-arch CPUs (RV32/RV64) in a single machine instance? Or it's just
limited to only one in the runtime.
Rahul
On Tue, Sep 7, 2021 at 1:37 PM Ruinland ChuanTzu Tsai <
ruinl...@andestech.com> wrote:
> Hi Al
Hi Alistair,
Thanks for the comment.
On Mon, Sep 06, 2021 at 05:55:25PM +1000, Alistair Francis wrote:
> On Mon, Sep 6, 2021 at 5:37 PM Ruinland ChuanTzu Tsai
> wrote:
> >
> > Hi Alistair,
> >
> > So glad to hear from you.
> >
> > On Mon, Sep 06, 2021 at 05:05:16PM +1000, Alistair Francis wrote:
On 9/6/21 9:05 AM, Alistair Francis wrote:
I honestly don't see a scenario where that happens. The maintenance
overhead and confusion of changing the CPUs at build time is too high.
Yes indeed. One qemu image should support all cpu variations at once.
I also don't think we should need that f
On Mon, Sep 6, 2021 at 5:37 PM Ruinland ChuanTzu Tsai
wrote:
>
> Hi Alistair,
>
> So glad to hear from you.
>
> On Mon, Sep 06, 2021 at 05:05:16PM +1000, Alistair Francis wrote:
> > On Mon, Sep 6, 2021 at 4:49 PM Ruinland ChuanTzu Tsai
> > wrote:
> > >
> > >
> > > Hi Alistair,
> > >
> > > Thanks
Hi Alistair,
So glad to hear from you.
On Mon, Sep 06, 2021 at 05:05:16PM +1000, Alistair Francis wrote:
> On Mon, Sep 6, 2021 at 4:49 PM Ruinland ChuanTzu Tsai
> wrote:
> >
> >
> > Hi Alistair,
> >
> > Thanks for the heads up about the upcoming unification of RISC-V 32/64
> > targets.
> > Yet
On Mon, Sep 6, 2021 at 4:49 PM Ruinland ChuanTzu Tsai
wrote:
>
>
> Hi Alistair,
>
> Thanks for the heads up about the upcoming unification of RISC-V 32/64
> targets.
> Yet I have several concerns and would like to have some brainstorming
> regarding
> such topics - -
No worries, I'm happy to di
Hi Alistair,
Thanks for the heads up about the upcoming unification of RISC-V 32/64 targets.
Yet I have several concerns and would like to have some brainstorming regarding
such topics - -
That is, could you elaborate more about the "runtime check/switch" which you
mentioned in the previous e-m
On Fri, Aug 27, 2021 at 1:16 AM Ruinland Chuan-Tzu Tsai
wrote:
>
> From: Ruinland ChuanTzu Tsai
>
> During my modification on my previous patch series for custom CSR support, I
> believe this issue deserves its own discussion (or debate) because it's _not_
> as simple as "just put those options i
From: Ruinland ChuanTzu Tsai
During my modification on my previous patch series for custom CSR support, I
believe this issue deserves its own discussion (or debate) because it's _not_
as simple as "just put those options in Kconfig".
The obstables I've encountered and the kluges I came up is lis
11 matches
Mail list logo
