No difference in performance with ZY1000. (10kBytes/s @ 500kHz).
I get these errors upon reset init(w/stm32.cfg) with and without your changes.
SWJ-DP OVERRUN - check clock or reduce jtag speed
dcb_dhcsr 0x1010001, nvic_shcsr 0x0, nvic_cfsr 0x0, nvic_bfar 0x27f4
SWJ-DP OVERRUN - check clock o
Jeff Williams wrote:
> OK, I added Peter's version of the state table, and it works OK for me
> on MC1322x. I've recreated the jlink portion of patch with this new
> state table. His changes to my state table are pretty minor in terms
> of total transitions, but Peter feels that his version fi
Øyvind Harboe wrote:
Patch? :-)
I'd like to take those changes for a spin.
Patch as .txt
Index: src/target/cortex_swjdp.c
===
--- src/target/cortex_swjdp.c (revision 1435)
+++ src/target/cortex_swjdp.c (working copy)
@@ -
Øyvind Harboe wrote:
> Patch? :-)
>
> I'd like to take those changes for a spin.
>
>
>
Im not sure about current path practices, but here is a svn diff from trunk
Regards
Magnus
[lundin trunk 23:17:58]$svn diff
Index: src/target/cortex_swjdp.c
=
Patch? :-)
I'd like to take those changes for a spin.
--
Øyvind Harboe
PayBack incident management system
Reduce costs and increase quality, free Starter Edition
http://www.payback.no/index_en.html
___
Openocd-development mailing list
Openocd-developm
Hi list
I just have had enough free time to check out my STM32-P103 boards,
( and update from a version of OpenOCD that was current a year and a
half ago, my head spins :) )
My understanding of why the STM32 flash write is slow is as follows:
- flash write uses run_algorithm that saves
Hello,
I try to configure CFI external flash on cirrus EDB 9307A eval board with
following command into my script file:
# Use MAC FIFO RAM 4Ko of EP9307 as working area
$_TARGETNAME configure -work-area-virt 0x80014000 -work-area-phys
0x80014000 -work-area-size 0x10FF -work-area-backup 1
#NOR
